mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
18451cc4a4
The motivation is that the update script has at least two deviations (`<...>@GOT`/`<...>@PLT`/ and not hiding pointer arithmetics) from what pretty much all the checklines were generated with, and most of the tests are still not updated, so each time one of the non-up-to-date tests is updated to see the effect of the code change, there is a lot of noise. Instead of having to deal with that each time, let's just deal with everything at once. This has been done via: ``` cd llvm-project/llvm/test/CodeGen/X86 grep -rl "; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py" | xargs -L1 <...>/llvm-project/llvm/utils/update_llc_test_checks.py --llc-binary <...>/llvm-project/build/bin/llc ``` Not all tests were regenerated, however.
43 lines
1.4 KiB
LLVM
43 lines
1.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=bmi | FileCheck %s
|
|
|
|
@a = external dso_local local_unnamed_addr global i32, align 4
|
|
@f = external dso_local local_unnamed_addr global i32, align 4
|
|
|
|
define void @g(i32* %x, i32* %y, i32* %z) {
|
|
; CHECK-LABEL: g:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: movl a(%rip), %eax
|
|
; CHECK-NEXT: #APP
|
|
; CHECK-NEXT: #NO_APP
|
|
; CHECK-NEXT: xorl %ecx, %ecx
|
|
; CHECK-NEXT: testl %eax, %eax
|
|
; CHECK-NEXT: sete %cl
|
|
; CHECK-NEXT: addl %ecx, %ecx
|
|
; CHECK-NEXT: orl (%rdi), %ecx
|
|
; CHECK-NEXT: movl $0, (%rsi)
|
|
; CHECK-NEXT: #APP
|
|
; CHECK-NEXT: #NO_APP
|
|
; CHECK-NEXT: shll $8, %eax
|
|
; CHECK-NEXT: bextrl %eax, f(%rip), %eax
|
|
; CHECK-NEXT: orl %ecx, %eax
|
|
; CHECK-NEXT: movl %eax, (%rdx)
|
|
; CHECK-NEXT: retq
|
|
entry:
|
|
%0 = load i32, i32* @a, align 4
|
|
%1 = tail call i32 asm "", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %0)
|
|
%2 = icmp eq i32 %1, 0
|
|
%shl1 = select i1 %2, i32 2, i32 0
|
|
%3 = load i32, i32* %x, align 4
|
|
%or = or i32 %3, %shl1
|
|
store i32 0, i32* %y, align 4
|
|
%4 = tail call i32 asm "", "=r,~{dirflag},~{fpsr},~{flags}"()
|
|
%notmask = shl nsw i32 -1, %4
|
|
%sub = xor i32 %notmask, -1
|
|
%5 = load i32, i32* @f, align 4
|
|
%and4 = and i32 %5, %sub
|
|
%or6 = or i32 %and4, %or
|
|
store i32 %or6, i32* %z, align 4
|
|
ret void
|
|
}
|