mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
a3d65c2594
Summary: NFC. Adding MC regressions tests to cover all the SSE ISA sets as follows: SSE, SSE2, SSE3, SSE4, SSE42, SSEMXCSR, SSE_PREFETCH, SSSE3 This patch is part of a larger task to cover MC encoding of all X86 ISA Sets. See revision: https://reviews.llvm.org/D39952 Patch by Gadi Haber and Wang Tianqing Reviewers: RKSimon, zvi, craig.topper, AndreiGrischenko, gadi.haber, LuoYuanke Reviewed By: craig.topper Subscribers: jfb, llvm-commits Differential Revision: https://reviews.llvm.org/D40387 llvm-svn: 352955
99 lines
2.5 KiB
ArmAsm
99 lines
2.5 KiB
ArmAsm
// RUN: llvm-mc -triple x86_64-unknown-unknown --show-encoding %s | FileCheck %s
|
|
|
|
// CHECK: prefetchnta 485498096
|
|
// CHECK: encoding: [0x0f,0x18,0x04,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
prefetchnta 485498096
|
|
|
|
// CHECK: prefetchnta 64(%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x42,0x40]
|
|
prefetchnta 64(%rdx)
|
|
|
|
// CHECK: prefetchnta -64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x44,0x82,0xc0]
|
|
prefetchnta -64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetchnta 64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x44,0x82,0x40]
|
|
prefetchnta 64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetchnta 64(%rdx,%rax)
|
|
// CHECK: encoding: [0x0f,0x18,0x44,0x02,0x40]
|
|
prefetchnta 64(%rdx,%rax)
|
|
|
|
// CHECK: prefetchnta (%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x02]
|
|
prefetchnta (%rdx)
|
|
|
|
// CHECK: prefetcht0 485498096
|
|
// CHECK: encoding: [0x0f,0x18,0x0c,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
prefetcht0 485498096
|
|
|
|
// CHECK: prefetcht0 64(%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x4a,0x40]
|
|
prefetcht0 64(%rdx)
|
|
|
|
// CHECK: prefetcht0 -64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x4c,0x82,0xc0]
|
|
prefetcht0 -64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetcht0 64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x4c,0x82,0x40]
|
|
prefetcht0 64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetcht0 64(%rdx,%rax)
|
|
// CHECK: encoding: [0x0f,0x18,0x4c,0x02,0x40]
|
|
prefetcht0 64(%rdx,%rax)
|
|
|
|
// CHECK: prefetcht0 (%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x0a]
|
|
prefetcht0 (%rdx)
|
|
|
|
// CHECK: prefetcht1 485498096
|
|
// CHECK: encoding: [0x0f,0x18,0x14,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
prefetcht1 485498096
|
|
|
|
// CHECK: prefetcht1 64(%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x52,0x40]
|
|
prefetcht1 64(%rdx)
|
|
|
|
// CHECK: prefetcht1 -64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x54,0x82,0xc0]
|
|
prefetcht1 -64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetcht1 64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x54,0x82,0x40]
|
|
prefetcht1 64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetcht1 64(%rdx,%rax)
|
|
// CHECK: encoding: [0x0f,0x18,0x54,0x02,0x40]
|
|
prefetcht1 64(%rdx,%rax)
|
|
|
|
// CHECK: prefetcht1 (%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x12]
|
|
prefetcht1 (%rdx)
|
|
|
|
// CHECK: prefetcht2 485498096
|
|
// CHECK: encoding: [0x0f,0x18,0x1c,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
prefetcht2 485498096
|
|
|
|
// CHECK: prefetcht2 64(%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x5a,0x40]
|
|
prefetcht2 64(%rdx)
|
|
|
|
// CHECK: prefetcht2 -64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x5c,0x82,0xc0]
|
|
prefetcht2 -64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetcht2 64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0x0f,0x18,0x5c,0x82,0x40]
|
|
prefetcht2 64(%rdx,%rax,4)
|
|
|
|
// CHECK: prefetcht2 64(%rdx,%rax)
|
|
// CHECK: encoding: [0x0f,0x18,0x5c,0x02,0x40]
|
|
prefetcht2 64(%rdx,%rax)
|
|
|
|
// CHECK: prefetcht2 (%rdx)
|
|
// CHECK: encoding: [0x0f,0x18,0x1a]
|
|
prefetcht2 (%rdx)
|
|
|