mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
12cdca9076
Summary: We should always be able to accept AVX512 registers and instructions in llvm-mc. The only subtarget mode that should be checked is 16-bit vs 32-bit vs 64-bit mode. I've also removed all the mattr/mcpu lines from test RUN lines to be consistent with this. Most were due to AVX512, but a few were for other features. Fixes PR36202 Reviewers: RKSimon, echristo, bkramer Reviewed By: echristo Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D42824 llvm-svn: 324106
59 lines
2.6 KiB
ArmAsm
59 lines
2.6 KiB
ArmAsm
//RUN: llvm-mc -triple x86_64-unknown-unknown --show-encoding < %s | FileCheck %s
|
|
|
|
// CHECK: vpclmulqdq $1, %xmm3, %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x00,0x44,0xcb,0x01]
|
|
vpclmulqdq $1, %xmm3, %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, (%rcx), %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x00,0x44,0x09,0x01]
|
|
vpclmulqdq $1, (%rcx), %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, -64(%rsp), %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x00,0x44,0x4c,0x24,0xfc,0x01]
|
|
vpclmulqdq $1, -64(%rsp), %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, 64(%rsp), %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x00,0x44,0x4c,0x24,0x04,0x01]
|
|
vpclmulqdq $1, 64(%rsp), %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, 268435456(%rcx,%r14,8), %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xb3,0x4d,0x00,0x44,0x8c,0xf1,0x00,0x00,0x00,0x10,0x01]
|
|
vpclmulqdq $1, 268435456(%rcx,%r14,8), %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, -536870912(%rcx,%r14,8), %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xb3,0x4d,0x00,0x44,0x8c,0xf1,0x00,0x00,0x00,0xe0,0x01]
|
|
vpclmulqdq $1, -536870912(%rcx,%r14,8), %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, -536870910(%rcx,%r14,8), %xmm22, %xmm1
|
|
// CHECK: encoding: [0x62,0xb3,0x4d,0x00,0x44,0x8c,0xf1,0x02,0x00,0x00,0xe0,0x01]
|
|
vpclmulqdq $1, -536870910(%rcx,%r14,8), %xmm22, %xmm1
|
|
|
|
// CHECK: vpclmulqdq $1, %ymm3, %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x20,0x44,0xcb,0x01]
|
|
vpclmulqdq $1, %ymm3, %ymm22, %ymm1
|
|
|
|
// CHECK: vpclmulqdq $1, (%rcx), %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x20,0x44,0x09,0x01]
|
|
vpclmulqdq $1, (%rcx), %ymm22, %ymm1
|
|
|
|
// CHECK: vpclmulqdq $1, -128(%rsp), %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x20,0x44,0x4c,0x24,0xfc,0x01]
|
|
vpclmulqdq $1, -128(%rsp), %ymm22, %ymm1
|
|
|
|
// CHECK: vpclmulqdq $1, 128(%rsp), %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xf3,0x4d,0x20,0x44,0x4c,0x24,0x04,0x01]
|
|
vpclmulqdq $1, 128(%rsp), %ymm22, %ymm1
|
|
|
|
// CHECK: vpclmulqdq $1, 268435456(%rcx,%r14,8), %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xb3,0x4d,0x20,0x44,0x8c,0xf1,0x00,0x00,0x00,0x10,0x01]
|
|
vpclmulqdq $1, 268435456(%rcx,%r14,8), %ymm22, %ymm1
|
|
|
|
// CHECK: vpclmulqdq $1, -536870912(%rcx,%r14,8), %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xb3,0x4d,0x20,0x44,0x8c,0xf1,0x00,0x00,0x00,0xe0,0x01]
|
|
vpclmulqdq $1, -536870912(%rcx,%r14,8), %ymm22, %ymm1
|
|
|
|
// CHECK: vpclmulqdq $1, -536870910(%rcx,%r14,8), %ymm22, %ymm1
|
|
// CHECK: encoding: [0x62,0xb3,0x4d,0x20,0x44,0x8c,0xf1,0x02,0x00,0x00,0xe0,0x01]
|
|
vpclmulqdq $1, -536870910(%rcx,%r14,8), %ymm22, %ymm1
|
|
|