mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 16:02:52 +01:00
c14a1eda84
The x86_mmx type is used for MMX intrinsics, parameters and return values where these use MMX registers, and is also supported in load, store, and bitcast. Only the above operations generate MMX instructions, and optimizations do not operate on or produce MMX intrinsics. MMX-sized vectors <2 x i32> etc. are lowered to XMM or split into smaller pieces. Optimizations may occur on these forms and the result casted back to x86_mmx, provided the result feeds into a previous existing x86_mmx operation. The point of all this is prevent optimizations from introducing MMX operations, which is unsafe due to the EMMS problem. llvm-svn: 115243
36 lines
1.0 KiB
LLVM
36 lines
1.0 KiB
LLVM
; RUN: llc < %s -march=x86 -mattr=+sse2 -mattr=+mmx | grep unpcklpd
|
|
; RUN: llc < %s -march=x86 -mattr=+sse2 -mattr=+mmx | grep unpckhpd
|
|
; RUN: llc < %s -march=x86 -mattr=+sse2 | grep cvttpd2pi | count 1
|
|
; RUN: llc < %s -march=x86 -mattr=+sse2 | grep cvtpi2pd | count 1
|
|
; originally from PR2687, but things don't work that way any more.
|
|
; there are no MMX instructions here; we use XMM.
|
|
|
|
define <2 x double> @a(<2 x i32> %x) nounwind {
|
|
entry:
|
|
%y = sitofp <2 x i32> %x to <2 x double>
|
|
ret <2 x double> %y
|
|
}
|
|
|
|
define <2 x i32> @b(<2 x double> %x) nounwind {
|
|
entry:
|
|
%y = fptosi <2 x double> %x to <2 x i32>
|
|
ret <2 x i32> %y
|
|
}
|
|
|
|
; This is how to get MMX instructions.
|
|
|
|
define <2 x double> @a2(x86_mmx %x) nounwind {
|
|
entry:
|
|
%y = tail call <2 x double> @llvm.x86.sse.cvtpi2pd(x86_mmx %x)
|
|
ret <2 x double> %y
|
|
}
|
|
|
|
define x86_mmx @b2(<2 x double> %x) nounwind {
|
|
entry:
|
|
%y = tail call x86_mmx @llvm.x86.sse.cvttpd2pi (<2 x double> %x)
|
|
ret x86_mmx %y
|
|
}
|
|
|
|
declare <2 x double> @llvm.x86.sse.cvtpi2pd(x86_mmx)
|
|
declare x86_mmx @llvm.x86.sse.cvttpd2pi(<2 x double>)
|