1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/MC/Disassembler/PowerPC
Kit Barton 4d7130da2e [Power9] Implement new vector compare, extract, insert instructions
This change implements the following vector operations:

  - Vector Compare Not Equal
    - vcmpneb(.) vcmpneh(.) vcmpnew(.)
    - vcmpnezb(.) vcmpnezh(.) vcmpnezw(.)
  - Vector Extract Unsigned
    - vextractub vextractuh vextractuw vextractd
    - vextublx vextubrx vextuhlx vextuhrx vextuwlx vextuwrx
  - Vector Insert
    - vinsertb vinserth vinsertw vinsertd

26 instructions.

Phabricator: http://reviews.llvm.org/D15916
llvm-svn: 262392
2016-03-01 20:51:57 +00:00
..
dcbt.txt
lit.local.cfg
ppc64-encoding-4xx.txt
ppc64-encoding-6xx.txt
ppc64-encoding-bookII.txt
ppc64-encoding-bookIII.txt
ppc64-encoding-e500.txt
ppc64-encoding-ext.txt
ppc64-encoding-fp.txt
ppc64-encoding-p8vector.txt
ppc64-encoding-vmx.txt [Power9] Implement new vector compare, extract, insert instructions 2016-03-01 20:51:57 +00:00
ppc64-encoding.txt [PowerPC] Replace cntlz[.] with cntlzw[.] 2015-10-28 03:26:45 +00:00
ppc64-operands.txt
ppc64le-encoding.txt [PowerPC] Replace cntlz[.] with cntlzw[.] 2015-10-28 03:26:45 +00:00
qpx.txt
vsx.txt Power9] Implement new vsx instructions: compare and conversion 2016-02-26 21:11:55 +00:00