RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 21:42:54 +02:00
Code Issues Projects Releases Wiki Activity
4de2e09295
llvm-mirror/test/CodeGen
History
Andrea Di Biagio 4de2e09295 [x86] Fix AVX maskload/store intrinsic prototypes. 
The mask value type for maskload/maskstore GCC builtins is never a vector of
packed floats/doubles.

This patch fixes the following issues:
1. The mask argument for builtin_ia32_maskloadpd and builtin_ia32_maskstorepd
   should be of type llvm_v2i64_ty and not llvm_v2f64_ty.
2. The mask argument for builtin_ia32_maskloadpd256 and
   builtin_ia32_maskstorepd256 should be of type llvm_v4i64_ty and not
   llvm_v4f64_ty.
3. The mask argument for builtin_ia32_maskloadps and builtin_ia32_maskstoreps
   should be of type llvm_v4i32_ty and not llvm_v4f32_ty.
4. The mask argument for builtin_ia32_maskloadps256 and
   builtin_ia32_maskstoreps256 should be of type llvm_v8i32_ty and not
   llvm_v8f32_ty.

Differential Revision: http://reviews.llvm.org/D13776

llvm-svn: 250817
2015-10-20 11:20:13 +00:00
..
AArch64 [AArch64]Merge halfword loads into a 32-bit load 2015-10-19 18:34:53 +00:00
AMDGPU AMDGPU: Stop reserving v[254:255] 2015-10-20 03:59:58 +00:00
ARM Fix mapping of @llvm.arm.ssat/usat intrinsics to ssat/usat instructions 2015-10-19 11:44:24 +00:00
BPF [bpf] Do not expand UNDEF SDNode during insn selection lowering 2015-10-08 18:52:40 +00:00
CPP
Generic [Hexagon] Reverting test file change. 2015-10-17 01:58:51 +00:00
Hexagon [Hexagon] Delay emission of CFI instructions 2015-10-19 17:46:01 +00:00
Inputs
Mips [mips][mips16] MIPS16 is not a CPU/Architecture but is an ASE. 2015-10-15 14:34:23 +00:00
MIR [mips][mips16] MIPS16 is not a CPU/Architecture but is an ASE. 2015-10-15 14:34:23 +00:00
MSP430
NVPTX
PowerPC [MachO] Stop generating *coal* sections. 2015-10-15 05:28:38 +00:00
SPARC Fix assert when emitting llvm.pow.f86. 2015-10-09 21:36:19 +00:00
SystemZ [SystemZ] CodeGen/SystemZ/asm-18.ll run with -verify-machineinstrs 2015-10-10 07:20:23 +00:00
Thumb [ARM] Modify codegen for memcpy intrinsic to prefer LDM/STM. 2015-10-05 14:49:54 +00:00
Thumb2 [ARM] Use correct half-precision functions in EABI mode 2015-10-07 16:58:49 +00:00
WebAssembly WebAssembly: fix call/return syntax. 2015-10-20 01:26:54 +00:00
WinEH [WinEH] Fix eh.exceptionpointer intrinsic lowering 2015-10-17 00:08:08 +00:00
X86 [x86] Fix AVX maskload/store intrinsic prototypes. 2015-10-20 11:20:13 +00:00
XCore