1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen
Jakob Stoklund Olesen 4e033d2070 Better handling of dead super registers in LiveVariables. We used to do this:
CALL ... %RAX<imp-def>
   ... [not using %RAX]
   %EAX = ..., %RAX<imp-use, kill>
   RET %EAX<imp-use,kill>

Now we do this:

   CALL ... %RAX<imp-def, dead>
   ... [not using %RAX]
   %EAX = ...
   RET %EAX<imp-use,kill>

By not artificially keeping %RAX alive, we lower register pressure a bit.

The correct number of instructions for 2008-08-05-SpillerBug.ll is obviously
55, anybody can see that. Sheesh.

llvm-svn: 97838
2010-03-05 21:49:17 +00:00
..
Alpha Fix PR2590 by making PatternSortingPredicate actually be 2010-03-01 22:09:11 +00:00
ARM pr6478: The frame pointer spill frame index is only defined when there is a 2010-03-04 21:42:36 +00:00
Blackfin Change the scheduler from adding nodes in allnodes order 2010-02-24 06:11:37 +00:00
CBackend
CellSPU fix bss section printing for cell, patch by Kalle Raiskila! 2010-03-05 18:55:36 +00:00
CPP
Generic stop using anders-aa 2010-03-01 20:24:05 +00:00
MBlaze Reworking the stack layout that the MicroBlaze backend generates. 2010-03-05 15:26:02 +00:00
Mips
MSP430 Fix some issues in WalkChainUsers dealing with 2010-03-02 22:20:06 +00:00
PIC16 this testcase is failing because pic16 doesn't define a reg/reg 2010-03-02 20:48:24 +00:00
PowerPC add some random nounwinds. 2010-02-28 20:36:49 +00:00
SPARC add support for the sparcv9-*-* target triple to turn on 2010-02-04 06:34:01 +00:00
SystemZ
Thumb Run the pre-register allocation tail duplication pass by default. Remove 2010-01-16 00:29:50 +00:00
Thumb2 Drop the ".w" qualifier for t2UXTB16* instructions as there is no 16-bit version 2010-03-04 22:24:41 +00:00
X86 Better handling of dead super registers in LiveVariables. We used to do this: 2010-03-05 21:49:17 +00:00
XCore Fix XCoreTargetLowering::isLegalAddressingMode() to handle VoidTy. 2010-02-26 16:44:51 +00:00