mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
b555d38aa1
This allows for a much more efficient encoding for small negative numbers by storing the sign bit first and negating the rest of the bits. This was already being used for OPC_CheckInteger. For every in tree target this affects, the table got smaller. R600GenDAGISel.inc saw the largest reduction of 7K. I did have to add a new opcode for StringIntegers used for register class ids and subregister indices since we don't have the integer value to encode. The enum name is emitted directly into the table. Previously assumed the enum would expand to a positive 7-bit number. We might be able to just shift that right by 1 and assume it is a positive 6 bit number, but that will need more investigation.
15 lines
608 B
TableGen
15 lines
608 B
TableGen
// RUN: llvm-tblgen -gen-dag-isel -I %p/../../include -I %p/Common %s | FileCheck %s
|
|
|
|
include "reg-with-subregs-common.td"
|
|
|
|
// CHECK-LABEL: OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),
|
|
// CHECK: OPC_CheckChild1Integer, 0,
|
|
// CHECK: OPC_EmitStringInteger, MVT::i32, sub0_sub1,
|
|
def : Pat<(v2i32 (extract_subvector v32i32:$src, (i32 0))),
|
|
(EXTRACT_SUBREG GPR_1024:$src, sub0_sub1)>;
|
|
|
|
// CHECK: OPC_CheckChild1Integer, 30,
|
|
// CHECK: OPC_EmitInteger, MVT::i32, 10|128,2/*266*/,
|
|
def : Pat<(v2i32 (extract_subvector v32i32:$src, (i32 15))),
|
|
(EXTRACT_SUBREG GPR_1024:$src, sub30_sub31)>;
|