mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 08:23:21 +01:00
5d6a4584d9
Like V_SET0, these instructions are expanded by ExpandPostRA to xorps / vxorps so they can participate in execution domain swizzling. This also makes the AVX variants redundant. llvm-svn: 145440
88 lines
3.2 KiB
LLVM
88 lines
3.2 KiB
LLVM
; RUN: llc < %s | FileCheck %s
|
|
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
|
|
target triple = "x86_64-apple-macosx10.7"
|
|
|
|
; CHECK: f
|
|
;
|
|
; This function contains load / store / and operations that all can execute in
|
|
; any domain. The only domain-specific operation is the %add = shl... operation
|
|
; which is <4 x i32>.
|
|
;
|
|
; The paddd instruction can only influence the other operations through the loop
|
|
; back-edge. Check that everything is still moved into the integer domain.
|
|
|
|
define void @f(<4 x i32>* nocapture %p, i32 %n) nounwind uwtable ssp {
|
|
entry:
|
|
br label %while.body
|
|
|
|
; Materialize a zeroinitializer and a constant-pool load in the integer domain.
|
|
; The order is not important.
|
|
; CHECK: pxor
|
|
; CHECK: movdqa
|
|
|
|
; The instructions in the loop must all be integer domain as well.
|
|
; CHECK: while.body
|
|
; CHECK: pand
|
|
; CHECK: movdqa
|
|
; CHECK: movdqa
|
|
; Finally, the controlling integer-only instruction.
|
|
; CHECK: paddd
|
|
while.body:
|
|
%p.addr.04 = phi <4 x i32>* [ %incdec.ptr, %while.body ], [ %p, %entry ]
|
|
%n.addr.03 = phi i32 [ %dec, %while.body ], [ %n, %entry ]
|
|
%x.02 = phi <4 x i32> [ %add, %while.body ], [ zeroinitializer, %entry ]
|
|
%dec = add nsw i32 %n.addr.03, -1
|
|
%and = and <4 x i32> %x.02, <i32 127, i32 127, i32 127, i32 127>
|
|
%incdec.ptr = getelementptr inbounds <4 x i32>* %p.addr.04, i64 1
|
|
store <4 x i32> %and, <4 x i32>* %p.addr.04, align 16
|
|
%0 = load <4 x i32>* %incdec.ptr, align 16
|
|
%add = shl <4 x i32> %0, <i32 1, i32 1, i32 1, i32 1>
|
|
%tobool = icmp eq i32 %dec, 0
|
|
br i1 %tobool, label %while.end, label %while.body
|
|
|
|
while.end:
|
|
ret void
|
|
}
|
|
|
|
; CHECK: f2
|
|
; CHECK: for.body
|
|
;
|
|
; This loop contains two cvtsi2ss instructions that update the same xmm
|
|
; register. Verify that the execution dependency fix pass breaks those
|
|
; dependencies by inserting xorps instructions.
|
|
;
|
|
; If the register allocator chooses different registers for the two cvtsi2ss
|
|
; instructions, they are still dependent on themselves.
|
|
; CHECK: xorps [[XMM1:%xmm[0-9]+]]
|
|
; CHECK: , [[XMM1]]
|
|
; CHECK: cvtsi2ss %{{.*}}, [[XMM1]]
|
|
; CHECK: xorps [[XMM2:%xmm[0-9]+]]
|
|
; CHECK: , [[XMM2]]
|
|
; CHECK: cvtsi2ss %{{.*}}, [[XMM2]]
|
|
;
|
|
define float @f2(i32 %m) nounwind uwtable readnone ssp {
|
|
entry:
|
|
%tobool3 = icmp eq i32 %m, 0
|
|
br i1 %tobool3, label %for.end, label %for.body
|
|
|
|
for.body: ; preds = %entry, %for.body
|
|
%m.addr.07 = phi i32 [ %dec, %for.body ], [ %m, %entry ]
|
|
%s1.06 = phi float [ %add, %for.body ], [ 0.000000e+00, %entry ]
|
|
%s2.05 = phi float [ %add2, %for.body ], [ 0.000000e+00, %entry ]
|
|
%n.04 = phi i32 [ %inc, %for.body ], [ 1, %entry ]
|
|
%conv = sitofp i32 %n.04 to float
|
|
%add = fadd float %s1.06, %conv
|
|
%conv1 = sitofp i32 %m.addr.07 to float
|
|
%add2 = fadd float %s2.05, %conv1
|
|
%inc = add nsw i32 %n.04, 1
|
|
%dec = add nsw i32 %m.addr.07, -1
|
|
%tobool = icmp eq i32 %dec, 0
|
|
br i1 %tobool, label %for.end, label %for.body
|
|
|
|
for.end: ; preds = %for.body, %entry
|
|
%s1.0.lcssa = phi float [ 0.000000e+00, %entry ], [ %add, %for.body ]
|
|
%s2.0.lcssa = phi float [ 0.000000e+00, %entry ], [ %add2, %for.body ]
|
|
%sub = fsub float %s1.0.lcssa, %s2.0.lcssa
|
|
ret float %sub
|
|
}
|