mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
4f4bda36df
trip counts in more cases. Generalize ScalarEvolution's isLoopGuardedByCond code to recognize And and Or conditions, splitting the code out into an isNecessaryCond helper function so that it can evaluate Ands and Ors recursively, and make SCEVExpander be much more aggressive about hoisting instructions out of loops. test/CodeGen/X86/pr3495.ll has an additional instruction now, but it appears to be due to an arbitrary register allocation difference. llvm-svn: 74048 |
||
---|---|---|
.. | ||
Alpha | ||
ARM | ||
CBackend | ||
CellSPU | ||
CPP | ||
Generic | ||
IA64 | ||
Mips | ||
MSP430 | ||
PowerPC | ||
SPARC | ||
X86 | ||
XCore |