1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 13:33:37 +02:00
llvm-mirror/lib
Jack Carter 4fdae3a1a1 The mips 64bit instructions DSLL, DSRA, DSRL, DEXT and DINS get transformed by the assembler or through codegen direct object output to other variants based on the value of the immediate values of the operands.
If the code is generated as assembler, this transformation does not occur assuming that it will occur later in the assembler.

This code was originally called from  MipsAsmPrinter.cpp and we needed to check for OutStreamer.hasRawTextSupport(). This was not a good place for it and has been moved to MCTargetDesc/MipsMCCodeEmitter.cpp where both direct object and the assembler use it it automagically.

The test cases have been checked in for a number of weeks now.

llvm-svn: 165067
2012-10-02 23:09:40 +00:00
..
Analysis Ignore apparent buffer overruns on external or weak globals. This is a major 2012-09-30 07:30:10 +00:00
Archive Mark checkSignature const, and in turn stop casting away const from 2012-09-05 22:09:23 +00:00
AsmParser Add in support for SPIR to LLVM core. This adds a new target and two new calling conventions. 2012-10-01 17:01:31 +00:00
Bitcode Move remaining methods inside the Attributes class. Merge the 'Attribute' namespaces. 2012-09-25 20:57:48 +00:00
CodeGen Remove the old coalescer algorithm. 2012-10-02 22:45:03 +00:00
DebugInfo Mark unimplemented copy constructors and copy assignment operators as LLVM_DELETED_FUNCTION. 2012-09-18 02:01:41 +00:00
ExecutionEngine Clean-up of memory buffer and object ownership model in MCJIT 2012-10-02 21:18:39 +00:00
Linker Move the "findUsedStructTypes" functionality outside of the Module class. 2012-08-03 00:30:35 +00:00
MC Support for generating ELF objects on Windows. 2012-10-02 18:38:34 +00:00
Object Reverting r 160419. 2012-07-19 21:43:55 +00:00
Support Improve overflow detection in StringRef::getAsUnsignedInteger(). 2012-10-02 20:01:48 +00:00
TableGen De-nest if's and fix mix-up 2012-09-19 02:14:59 +00:00
Target The mips 64bit instructions DSLL, DSRA, DSRL, DEXT and DINS get transformed by the assembler or through codegen direct object output to other variants based on the value of the immediate values of the operands. 2012-10-02 23:09:40 +00:00
Transforms Teach the new SROA to handle cases where an alloca that has already been 2012-10-02 22:46:45 +00:00
VMCore Revert 'Fix a typo 'iff' => 'if''. iff is an abreviation of if and only if. See: http://en.wikipedia.org/wiki/If_and_only_if Commit 164767 2012-09-27 10:14:43 +00:00
CMakeLists.txt Move TableGen's parser and entry point into a library 2011-10-01 16:41:13 +00:00
LLVMBuild.txt LLVMBuild: Introduce a common section which currently has a list of the 2011-12-12 22:45:54 +00:00
Makefile