1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
llvm-mirror/test/CodeGen/Hexagon/intrinsics
Krzysztof Parzyszek 9d0cca600a [Hexagon] Enforce LLSC packetization rules
Ensure that load locked and store conditional instructions are only
packetized with ALU32 instructions.

Patch by Ben Craig.

llvm-svn: 279272
2016-08-19 16:57:05 +00:00
..
alu32_alu.ll
alu32_perm.ll
cr.ll
llsc_bundling.ll
system_user.ll
xtype_alu.ll
xtype_bit.ll
xtype_complex.ll
xtype_fp.ll
xtype_mpy.ll
xtype_perm.ll
xtype_pred.ll
xtype_shift.ll