1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/CodeGen/PowerPC/ppc-32bit-shift.ll
Qiu Chaofan b09bb79732 [NFC] Update some PPC tests marked as auto-generated
Update CodeGen regression tests with marker at first line telling it's
auto-generated by the script, under PowerPC directory. For some reason,
these tests are generated but manually written, which makes things
unclear when someone's change affecting them.

However, some tests only show simple change after re-generated, like
extra blank lines, disappearing '.localentry', etc. Besides, some tests
are generated but added checks for debug output. This commit doesn't try
updating them.
2021-01-08 17:59:13 +08:00

30 lines
908 B
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc \
; RUN: -mcpu=pwr9 < %s | FileCheck %s --check-prefix=32BIT
; RUN: llc -verify-machineinstrs -mtriple=powerpc64 \
; RUN: -mcpu=pwr9 < %s | FileCheck %s --check-prefix=64BIT
define dso_local void @foo(i32 %inta, i64* %long_intb) {
; 32BIT-LABEL: foo:
; 32BIT: # %bb.0: # %entry
; 32BIT-NEXT: srawi 5, 3, 31
; 32BIT-NEXT: rotlwi 6, 3, 8
; 32BIT-NEXT: slwi 3, 3, 8
; 32BIT-NEXT: rlwimi 6, 5, 8, 0, 23
; 32BIT-NEXT: stw 3, 4(4)
; 32BIT-NEXT: stw 6, 0(4)
; 32BIT-NEXT: blr
;
; 64BIT-LABEL: foo:
; 64BIT: # %bb.0: # %entry
; 64BIT-NEXT: extswsli 3, 3, 8
; 64BIT-NEXT: std 3, 0(4)
; 64BIT-NEXT: blr
entry:
%conv = sext i32 %inta to i64
%shl = shl nsw i64 %conv, 8
store i64 %shl, i64* %long_intb, align 8
ret void
}