1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/CodeGen/X86/AMX
Wang, Pengfei 53516796c3 [X86] Fix tile config register spill issue.
This is an optimized approach for D94155.

Previous code build the model that tile config register is the user of
each AMX instruction. There is a problem for the tile config register
spill. When across function, the ldtilecfg instruction may be inserted
on each AMX instruction which use tile config register. This cause all
tile data register clobber.

To fix this issue, we remove the model of tile config register. Instead,
we analyze the AMX instructions between one call to another. We will
insert ldtilecfg after the first call if we find any AMX instructions.

Reviewed By: LuoYuanke

Differential Revision: https://reviews.llvm.org/D95136
2021-01-30 12:53:57 +08:00
..
amx-across-func.ll [X86] Fix tile config register spill issue. 2021-01-30 12:53:57 +08:00
amx-bf16-intrinsics.ll [X86] Fix tile config register spill issue. 2021-01-30 12:53:57 +08:00
amx-config.ll [X86][AMX] Clear AMX lit test case. 2021-01-19 11:25:44 +08:00
amx-int8-intrinsics.ll
amx-intrinsic-chain.ll [X86][AMX] Clear AMX lit test case. 2021-01-19 11:25:44 +08:00
amx-ldtilecfg-insert.ll [X86] Fix tile config register spill issue. 2021-01-30 12:53:57 +08:00
amx-sched.ll [X86][AMX] Prevent shape def being scheduled across ldtilecfg. 2021-01-28 16:20:16 +08:00
amx-spill-merge.ll [X86] Fix tile config register spill issue. 2021-01-30 12:53:57 +08:00
amx-spill.ll [X86][AMX] Clear AMX lit test case. 2021-01-19 11:25:44 +08:00
amx-tile-basic.ll Support tilezero intrinsic and c interface for AMX. 2020-12-31 13:24:57 +08:00
amx-tile-intrinsics.ll
amx-type.ll [X86][AMX] Clear AMX lit test case. 2021-01-19 11:25:44 +08:00