| .. |
|
CMakeLists.txt
|
|
|
|
DAGCombiner.cpp
|
[DAGCombiner][AMDGPU][Mips] Fold bitcast with volatile loads if the resulting load is legal for the target.
|
2018-08-28 03:47:20 +00:00 |
|
FastISel.cpp
|
[IR] Replace isa<TerminatorInst> with isTerminator().
|
2018-08-26 09:51:22 +00:00 |
|
FunctionLoweringInfo.cpp
|
DAG: Add calling convention argument to calling convention funcs
|
2018-07-28 13:25:19 +00:00 |
|
InstrEmitter.cpp
|
[MI] Change the array of MachineMemOperand pointers to be
|
2018-08-16 21:30:05 +00:00 |
|
InstrEmitter.h
|
|
|
|
LegalizeDAG.cpp
|
[ARM] Lower llvm.ctlz.i32 to a libcall when clz is not available.
|
2018-08-22 21:47:14 +00:00 |
|
LegalizeFloatTypes.cpp
|
DAG: Try to custom lower when promoting float operands
|
2018-08-15 20:34:54 +00:00 |
|
LegalizeIntegerTypes.cpp
|
[SelectionDAG][X86] Reorder the operands the MaskedStoreSDNode to put the value first.
|
2018-08-25 17:48:17 +00:00 |
|
LegalizeTypes.cpp
|
[DAG] Don't map a TableId to itself in the ReplacedValues map
|
2018-06-20 16:06:09 +00:00 |
|
LegalizeTypes.h
|
[FPEnv] Scalarize StrictFP vector operations
|
2018-08-14 22:13:11 +00:00 |
|
LegalizeTypesGeneric.cpp
|
Avoid losing Hi part when expanding VAARG nodes on big endian machines
|
2018-07-16 12:14:17 +00:00 |
|
LegalizeVectorOps.cpp
|
[FPEnv] Support constrained FREM intrinsic
|
2018-08-20 19:28:56 +00:00 |
|
LegalizeVectorTypes.cpp
|
[SelectionDAG][X86] Reorder the operands the MaskedStoreSDNode to put the value first.
|
2018-08-25 17:48:17 +00:00 |
|
LLVMBuild.txt
|
|
|
|
ResourcePriorityQueue.cpp
|
|
|
|
ScheduleDAGFast.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
ScheduleDAGRRList.cpp
|
[ScheduleDAG] Fix unfolding of SUnits to already existent nodes.
|
2018-07-18 18:01:03 +00:00 |
|
ScheduleDAGSDNodes.cpp
|
[SDAG] Remove the reliance on MI's allocation strategy for
|
2018-08-14 23:30:32 +00:00 |
|
ScheduleDAGSDNodes.h
|
[CodeGen] Fix inconsistent declaration parameter name
|
2018-07-16 18:51:40 +00:00 |
|
ScheduleDAGVLIW.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
SDNodeDbgValue.h
|
[DebugInfo] LowerDbgDeclare: Add derefs when handling CallInst users
|
2018-07-26 20:56:53 +00:00 |
|
SelectionDAG.cpp
|
[DAG] Fix updateDivergence calculation
|
2018-08-28 18:12:35 +00:00 |
|
SelectionDAGAddressAnalysis.cpp
|
|
|
|
SelectionDAGBuilder.cpp
|
[IR] Replace isa<TerminatorInst> with isTerminator().
|
2018-08-26 09:51:22 +00:00 |
|
SelectionDAGBuilder.h
|
DAG: Add calling convention argument to calling convention funcs
|
2018-07-28 13:25:19 +00:00 |
|
SelectionDAGDumper.cpp
|
Get rid of SETCCE
|
2018-06-04 18:36:22 +00:00 |
|
SelectionDAGISel.cpp
|
[IR] Replace isa<TerminatorInst> with isTerminator().
|
2018-08-26 09:51:22 +00:00 |
|
SelectionDAGPrinter.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
SelectionDAGTargetInfo.cpp
|
|
|
|
StatepointLowering.cpp
|
Remove trailing space
|
2018-07-30 19:41:25 +00:00 |
|
StatepointLowering.h
|
|
|
|
TargetLowering.cpp
|
[TargetLowering] Add BuildSDiv support for division by one or negone.
|
2018-08-21 10:20:36 +00:00 |
52a17527a0