mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
39 lines
1.6 KiB
ArmAsm
39 lines
1.6 KiB
ArmAsm
; RUN: llvm-mc -triple arm64-apple-darwin -show-encoding < %s | FileCheck %s
|
|
|
|
foo:
|
|
;==---------------------------------------------------------------------------==
|
|
; 5.4.4 Bitfield Operations
|
|
;==---------------------------------------------------------------------------==
|
|
|
|
bfm w1, w2, #1, #15
|
|
bfm x1, x2, #1, #15
|
|
sbfm w1, w2, #1, #15
|
|
sbfm x1, x2, #1, #15
|
|
ubfm w1, w2, #1, #15
|
|
ubfm x1, x2, #1, #15
|
|
sbfiz wzr, w0, #31, #1
|
|
sbfiz xzr, x0, #31, #1
|
|
ubfiz wzr, w0, #31, #1
|
|
ubfiz xzr, x0, #31, #1
|
|
|
|
; CHECK: bfxil w1, w2, #1, #15 ; encoding: [0x41,0x3c,0x01,0x33]
|
|
; CHECK: bfxil x1, x2, #1, #15 ; encoding: [0x41,0x3c,0x41,0xb3]
|
|
; CHECK: sbfx w1, w2, #1, #15 ; encoding: [0x41,0x3c,0x01,0x13]
|
|
; CHECK: sbfx x1, x2, #1, #15 ; encoding: [0x41,0x3c,0x41,0x93]
|
|
; CHECK: ubfx w1, w2, #1, #15 ; encoding: [0x41,0x3c,0x01,0x53]
|
|
; CHECK: ubfx x1, x2, #1, #15 ; encoding: [0x41,0x3c,0x41,0xd3]
|
|
; CHECK: sbfiz wzr, w0, #31, #1 ; encoding: [0x1f,0x00,0x01,0x13]
|
|
; CHECK: sbfiz xzr, x0, #31, #1 ; encoding: [0x1f,0x00,0x61,0x93]
|
|
; CHECK: lsl wzr, w0, #31 ; encoding: [0x1f,0x00,0x01,0x53]
|
|
; CHECK: ubfiz xzr, x0, #31, #1 ; encoding: [0x1f,0x00,0x61,0xd3]
|
|
|
|
;==---------------------------------------------------------------------------==
|
|
; 5.4.5 Extract (immediate)
|
|
;==---------------------------------------------------------------------------==
|
|
|
|
extr w1, w2, w3, #15
|
|
extr x2, x3, x4, #1
|
|
|
|
; CHECK: extr w1, w2, w3, #15 ; encoding: [0x41,0x3c,0x83,0x13]
|
|
; CHECK: extr x2, x3, x4, #1 ; encoding: [0x62,0x04,0xc4,0x93]
|