mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 07:52:55 +01:00
520d26e773
* lib/Target/Hexagon/HexagonInstrInfo.td: Add patterns to combine a sequence of a pair of i32->i64 extensions followed by a "bitwise or" into COMBINE_rr. * lib/Target/Hexagon/HexagonPeephole.cpp: Copy propagate Rx in the instruction Rp = COMBINE_Ir_V4(0, Rx) to the uses of Rp:subreg_loreg. * test/CodeGen/Hexagon/union-1.ll: New test. * test/CodeGen/Hexagon/combine_ir.ll: Fix test. llvm-svn: 180946
24 lines
640 B
LLVM
24 lines
640 B
LLVM
; RUN: llc -march=hexagon -mcpu=hexagonv4 < %s | FileCheck %s
|
|
; CHECK: word
|
|
; CHECK-NOT: combine(#0
|
|
; CHECK: jump bar
|
|
|
|
define void @word(i32* nocapture %a) nounwind {
|
|
entry:
|
|
%0 = load i32* %a, align 4, !tbaa !0
|
|
%1 = zext i32 %0 to i64
|
|
%add.ptr = getelementptr inbounds i32* %a, i32 1
|
|
%2 = load i32* %add.ptr, align 4, !tbaa !0
|
|
%3 = zext i32 %2 to i64
|
|
%4 = shl nuw i64 %3, 32
|
|
%ins = or i64 %4, %1
|
|
tail call void @bar(i64 %ins) nounwind
|
|
ret void
|
|
}
|
|
|
|
declare void @bar(i64)
|
|
|
|
!0 = metadata !{metadata !"int", metadata !1}
|
|
!1 = metadata !{metadata !"omnipotent char", metadata !2}
|
|
!2 = metadata !{metadata !"Simple C/C++ TBAA"}
|