mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
4867f76f22
Summary: and use the -msgx flag as a requirement for the SGX instructions. Reviewers: craig.topper, zvi Reviewed By: craig.topper Differential Revision: https://reviews.llvm.org/D46436 llvm-svn: 331742
31 lines
1.1 KiB
TableGen
31 lines
1.1 KiB
TableGen
//===-- X86InstrSGX.td - SGX Instruction Set Extension -----*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the instructions that make up the Intel SGX instruction
|
|
// set.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// SGX instructions
|
|
|
|
let SchedRW = [WriteSystem], Predicates = [HasSGX] in {
|
|
// ENCLS - Execute an Enclave System Function of Specified Leaf Number
|
|
def ENCLS : I<0x01, MRM_CF, (outs), (ins),
|
|
"encls", []>, TB;
|
|
|
|
// ENCLU - Execute an Enclave User Function of Specified Leaf Number
|
|
def ENCLU : I<0x01, MRM_D7, (outs), (ins),
|
|
"enclu", []>, TB;
|
|
|
|
// ENCLV - Execute an Enclave VMM Function of Specified Leaf Number
|
|
def ENCLV : I<0x01, MRM_C0, (outs), (ins),
|
|
"enclv", []>, TB;
|
|
} // SchedRW
|