mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-24 13:33:37 +02:00
51dba4fa40
If workgroup size is known inform llvm about range returned by local id and local size queries. Differential Revision: https://reviews.llvm.org/D31804 llvm-svn: 300102
84 lines
3.2 KiB
LLVM
84 lines
3.2 KiB
LLVM
; RUN: llc -march=amdgcn < %s | FileCheck %s
|
|
; RUN: opt -S -mtriple=amdgcn-- -amdgpu-lower-intrinsics < %s | FileCheck -check-prefix=OPT %s
|
|
|
|
; CHECK-NOT: and_b32
|
|
|
|
; OPT-LABEL: @zext_grp_size_128
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.x() #2, !range !0
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.y() #2, !range !0
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.z() #2, !range !0
|
|
define amdgpu_kernel void @zext_grp_size_128(i32 addrspace(1)* nocapture %arg) #0 {
|
|
bb:
|
|
%tmp = tail call i32 @llvm.amdgcn.workitem.id.x() #2
|
|
%tmp1 = and i32 %tmp, 127
|
|
store i32 %tmp1, i32 addrspace(1)* %arg, align 4
|
|
%tmp2 = tail call i32 @llvm.amdgcn.workitem.id.y() #2
|
|
%tmp3 = and i32 %tmp2, 127
|
|
%tmp4 = getelementptr inbounds i32, i32 addrspace(1)* %arg, i64 1
|
|
store i32 %tmp3, i32 addrspace(1)* %tmp4, align 4
|
|
%tmp5 = tail call i32 @llvm.amdgcn.workitem.id.z() #2
|
|
%tmp6 = and i32 %tmp5, 127
|
|
%tmp7 = getelementptr inbounds i32, i32 addrspace(1)* %arg, i64 2
|
|
store i32 %tmp6, i32 addrspace(1)* %tmp7, align 4
|
|
ret void
|
|
}
|
|
|
|
; OPT-LABEL: @zext_grp_size_32x4x1
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.x() #2, !range !2
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.y() #2, !range !3
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.z() #2, !range !4
|
|
define amdgpu_kernel void @zext_grp_size_32x4x1(i32 addrspace(1)* nocapture %arg) #0 !reqd_work_group_size !0 {
|
|
bb:
|
|
%tmp = tail call i32 @llvm.amdgcn.workitem.id.x() #2
|
|
%tmp1 = and i32 %tmp, 31
|
|
store i32 %tmp1, i32 addrspace(1)* %arg, align 4
|
|
%tmp2 = tail call i32 @llvm.amdgcn.workitem.id.y() #2
|
|
%tmp3 = and i32 %tmp2, 3
|
|
%tmp4 = getelementptr inbounds i32, i32 addrspace(1)* %arg, i64 1
|
|
store i32 %tmp3, i32 addrspace(1)* %tmp4, align 4
|
|
%tmp5 = tail call i32 @llvm.amdgcn.workitem.id.z() #2
|
|
%tmp6 = and i32 %tmp5, 1
|
|
%tmp7 = getelementptr inbounds i32, i32 addrspace(1)* %arg, i64 2
|
|
store i32 %tmp6, i32 addrspace(1)* %tmp7, align 4
|
|
ret void
|
|
}
|
|
|
|
; OPT-LABEL: @zext_grp_size_512
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.x() #2, !range !5
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.y() #2, !range !5
|
|
; OPT: tail call i32 @llvm.amdgcn.workitem.id.z() #2, !range !5
|
|
define amdgpu_kernel void @zext_grp_size_512(i32 addrspace(1)* nocapture %arg) #1 {
|
|
bb:
|
|
%tmp = tail call i32 @llvm.amdgcn.workitem.id.x() #2
|
|
%tmp1 = and i32 %tmp, 65535
|
|
store i32 %tmp1, i32 addrspace(1)* %arg, align 4
|
|
%tmp2 = tail call i32 @llvm.amdgcn.workitem.id.y() #2
|
|
%tmp3 = and i32 %tmp2, 65535
|
|
%tmp4 = getelementptr inbounds i32, i32 addrspace(1)* %arg, i64 1
|
|
store i32 %tmp3, i32 addrspace(1)* %tmp4, align 4
|
|
%tmp5 = tail call i32 @llvm.amdgcn.workitem.id.z() #2
|
|
%tmp6 = and i32 %tmp5, 65535
|
|
%tmp7 = getelementptr inbounds i32, i32 addrspace(1)* %arg, i64 2
|
|
store i32 %tmp6, i32 addrspace(1)* %tmp7, align 4
|
|
ret void
|
|
}
|
|
|
|
declare i32 @llvm.amdgcn.workitem.id.x() #2
|
|
|
|
declare i32 @llvm.amdgcn.workitem.id.y() #2
|
|
|
|
declare i32 @llvm.amdgcn.workitem.id.z() #2
|
|
|
|
attributes #0 = { nounwind "amdgpu-flat-work-group-size"="64,128" }
|
|
attributes #1 = { nounwind "amdgpu-flat-work-group-size"="512,512" }
|
|
attributes #2 = { nounwind readnone }
|
|
|
|
!0 = !{i32 32, i32 4, i32 1}
|
|
|
|
; OPT: !0 = !{i32 0, i32 128}
|
|
; OPT: !1 = !{i32 32, i32 4, i32 1}
|
|
; OPT: !2 = !{i32 0, i32 32}
|
|
; OPT: !3 = !{i32 0, i32 4}
|
|
; OPT: !4 = !{i32 0, i32 1}
|
|
; OPT: !5 = !{i32 0, i32 512}
|