1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 23:42:52 +01:00
llvm-mirror/test/CodeGen/NVPTX/sched1.ll
Justin Holewinski d1c0859c87 Propagate DAG node ordering during type legalization and instruction selection
A node's ordering is only propagated during legalization if (a) the new node does
not have an ordering (is not a CSE'd node), or (b) the new node has an ordering
that is higher than the node being legalized.

llvm-svn: 177465
2013-03-20 00:10:32 +00:00

32 lines
673 B
LLVM

; RUN: llc < %s -march=nvptx -mcpu=sm_20 | FileCheck %s
; Ensure source scheduling is working
define void @foo(i32* %a) {
; CHECK: .func foo
; CHECK: ld.u32
; CHECK-NEXT: ld.u32
; CHECK-NEXT: ld.u32
; CHECK-NEXT: ld.u32
; CHECK-NEXT: add.s32
; CHECK-NEXT: add.s32
; CHECK-NEXT: add.s32
%ptr0 = getelementptr i32* %a, i32 0
%val0 = load i32* %ptr0
%ptr1 = getelementptr i32* %a, i32 1
%val1 = load i32* %ptr1
%ptr2 = getelementptr i32* %a, i32 2
%val2 = load i32* %ptr2
%ptr3 = getelementptr i32* %a, i32 3
%val3 = load i32* %ptr3
%t0 = add i32 %val0, %val1
%t1 = add i32 %t0, %val2
%t2 = add i32 %t1, %val3
store i32 %t2, i32* %a
ret void
}