mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 12:33:33 +02:00
c7f8ab2cc1
Summary: Made it convert from register to stack based instructions, and removed the registers. Fixes to related code that was expecting register based instructions. Added the correct testing flag to all tests, depending on what the format they were expecting so far. Translated one test to stack format as example: reg-stackify-stack.ll tested: llvm-lit -v `find test -name WebAssembly` unittests/MC/* Reviewers: dschuff, sunfish Subscribers: sbc100, jgravelle-google, eraman, aheejin, llvm-commits, jfb Differential Revision: https://reviews.llvm.org/D51241 llvm-svn: 340750
33 lines
1.1 KiB
LLVM
33 lines
1.1 KiB
LLVM
; RUN: llc < %s -asm-verbose=false -wasm-disable-explicit-locals -wasm-keep-registers | FileCheck %s
|
|
; Test that UMULO works correctly on 64-bit operands.
|
|
target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
|
|
target triple = "wasm32-unknown-unknown"
|
|
|
|
; CHECK-LABEL: _ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_mul17h07be88b4cbac028fE:
|
|
; CHECK: __multi3
|
|
; Function Attrs: inlinehint
|
|
define void @"_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_mul17h07be88b4cbac028fE"(i64, i64) unnamed_addr #0 {
|
|
start:
|
|
%2 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %0, i64 %1)
|
|
%3 = extractvalue { i64, i1 } %2, 0
|
|
store i64 %3, i64* undef
|
|
unreachable
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone speculatable
|
|
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #1
|
|
|
|
attributes #0 = { inlinehint }
|
|
attributes #1 = { nounwind readnone speculatable }
|
|
|
|
; CHECK-LABEL: wut:
|
|
; CHECK: call __multi3@FUNCTION, $2, $0, $pop0, $1, $pop7
|
|
; CHECK: i64.load $0=, 8($2)
|
|
define i1 @wut(i64, i64) {
|
|
start:
|
|
%2 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %0, i64 %1)
|
|
%3 = extractvalue { i64, i1 } %2, 1
|
|
ret i1 %3
|
|
}
|
|
|