1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 13:02:52 +02:00
llvm-mirror/test/MC/AMDGPU
Matt Arsenault 30967b5c23 AMDGPU: Disallow exec as SMEM instruction operand
This is not in the list of valid inputs for the encoding.
When spilling, copies from exec can be folded directly
into the spill instruction which results in broken
stores.

This only fixes the operand constraints, more codegen
work is required to avoid emitting the invalid
spills.

This sort of breaks the dbg.value test. Because the
register class of the s_load_dwordx2 changes, there
is a copy to SReg_64, and the copy is the operand
of dbg_value. The copy is later dead, and removed
from the dbg_value.

llvm-svn: 288191
2016-11-29 19:39:53 +00:00
..
regression [AMDGPU][mc] Add regression tests for Bug 28168 2016-09-20 11:58:40 +00:00
buffer_wbinv1l_vol_vi.s
ds-err.s
ds.s [AMDGPU][mc] Fix ds_min/max[_rtn]_f32 - extra source operand removed. 2016-10-21 14:49:22 +00:00
expressions.s
flat-scratch.s
flat.s
hsa_code_object_isa_noargs.s
hsa-exp.s [AMDGPU] Assembler: rename amd_kernel_code_t asm names according to spec 2016-09-09 10:08:02 +00:00
hsa-text.s
hsa.s [AMDGPU] Assembler: rename amd_kernel_code_t asm names according to spec 2016-09-09 10:08:02 +00:00
labels-branch.s [AMDGPU] Disassembler: print label names in branch instructions 2016-10-06 13:46:08 +00:00
lit.local.cfg
literals.s AMDGPU: Fix formatting of 1/2pi immediate 2016-11-15 00:04:33 +00:00
macro-examples.s
max-branch-distance.s AMDGPU: Improve error reporting for maximum branch distance 2016-08-27 00:21:22 +00:00
mimg.s
mubuf.s [AMDGPU][mc] Add support for buffer_load_dwordx3, buffer_store_dwordx3. 2016-10-07 15:53:16 +00:00
out-of-range-registers.s
reg-syntax-extra.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
reloc.s [AMDGPU] Add 32-bit lo/hi got and pc relative variant kinds and emit appropriate relocations 2016-10-14 04:21:32 +00:00
smem-err.s AMDGPU: Disallow exec as SMEM instruction operand 2016-11-29 19:39:53 +00:00
smem.s AMDGPU: Add definitions for scalar store instructions 2016-10-28 21:55:15 +00:00
smrd-err.s AMDGPU: Add definitions for scalar store instructions 2016-10-28 21:55:15 +00:00
smrd.s [AMDGPU][MC][gfx8] Support 20-bit immediate offset in SMEM instructions. 2016-10-31 16:07:39 +00:00
sop1-err.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
sop1.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
sop2.s
sopc-err.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
sopc.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
sopk-err.s
sopk.s
sopp-err.s
sopp.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
symbol_special.s [AMDGPU][mc] Improve test of special asm symbols. 2016-11-02 17:45:58 +00:00
trap.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop1.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop2-err.s
vop2.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop3-convert.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop3-errs.s AMDGPU : Fix mqsad_u32_u8 instruction incorrect data type. 2016-09-09 19:31:51 +00:00
vop3-vop1-nosrc.s
vop3.s [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h 2016-10-07 14:46:06 +00:00
vop_dpp_expr.s [AMDGPU][mc] Add support for absolute expressions in DPP modifiers. 2016-09-22 11:47:21 +00:00
vop_dpp.s [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h 2016-10-07 14:46:06 +00:00
vop_sdwa.s [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h 2016-10-07 14:46:06 +00:00
vopc-errs.s
vopc.s