mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
6218d235e9
Summary:
Patch adds support for the following instructions:
* WHILEGE, WHILEGT, WHILEHS, WHILEHI, WHILEWR, WHILERW
The specification can be found here:
https://developer.arm.com/docs/ddi0602/latest
Reviewed By: chill
Differential Revision: https://reviews.llvm.org/D62601
llvm-svn: 362215
30 lines
990 B
ArmAsm
30 lines
990 B
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2 2>&1 < %s| FileCheck %s
|
|
|
|
|
|
// ------------------------------------------------------------------------- //
|
|
// Invalid scalar registers
|
|
|
|
whilege p15.b, xzr, sp
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: whilege p15.b, xzr, sp
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
whilege p15.b, xzr, w0
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: whilege p15.b, xzr, w0
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
whilege p15.b, w0, x0
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: whilege p15.b, w0, x0
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// ------------------------------------------------------------------------- //
|
|
// Invalid predicate
|
|
|
|
whilege p15, w0, w0
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register.
|
|
// CHECK-NEXT: whilege p15, w0, w0
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|