mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-23 21:13:02 +02:00
06b21a5c93
Building on r253865 the crash is not limited to signed overflows. Disable custom handling of unsigned 32-bit and 64-bit integer divide. Add test cases for both 32-bit and 64-bit unsigned integer overflow. llvm-svn: 254158
76 lines
1.4 KiB
LLVM
76 lines
1.4 KiB
LLVM
; RUN: llc -mtriple thumbv7-windows-itanium -filetype asm -o - %s | FileCheck %s
|
|
; RUN: llc -mtriple thumbv7-windows-msvc -filetype asm -o - %s | FileCheck %s
|
|
|
|
define arm_aapcs_vfpcc i64 @stoi64(float %f) {
|
|
entry:
|
|
%conv = fptosi float %f to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: stoi64
|
|
; CHECK: bl __stoi64
|
|
|
|
define arm_aapcs_vfpcc i64 @stou64(float %f) {
|
|
entry:
|
|
%conv = fptoui float %f to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: stou64
|
|
; CHECK: bl __stou64
|
|
|
|
define arm_aapcs_vfpcc float @i64tos(i64 %i64) {
|
|
entry:
|
|
%conv = sitofp i64 %i64 to float
|
|
ret float %conv
|
|
}
|
|
|
|
; CHECK-LABEL: i64tos
|
|
; CHECK: bl __i64tos
|
|
|
|
define arm_aapcs_vfpcc float @u64tos(i64 %u64) {
|
|
entry:
|
|
%conv = uitofp i64 %u64 to float
|
|
ret float %conv
|
|
}
|
|
|
|
; CHECK-LABEL: u64tos
|
|
; CHECK: bl __u64tos
|
|
|
|
define arm_aapcs_vfpcc i64 @dtoi64(double %d) {
|
|
entry:
|
|
%conv = fptosi double %d to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: dtoi64
|
|
; CHECK: bl __dtoi64
|
|
|
|
define arm_aapcs_vfpcc i64 @dtou64(double %d) {
|
|
entry:
|
|
%conv = fptoui double %d to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: dtou64
|
|
; CHECK: bl __dtou64
|
|
|
|
define arm_aapcs_vfpcc double @i64tod(i64 %i64) {
|
|
entry:
|
|
%conv = sitofp i64 %i64 to double
|
|
ret double %conv
|
|
}
|
|
|
|
; CHECK-LABEL: i64tod
|
|
; CHECK: bl __i64tod
|
|
|
|
define arm_aapcs_vfpcc double @u64tod(i64 %i64) {
|
|
entry:
|
|
%conv = uitofp i64 %i64 to double
|
|
ret double %conv
|
|
}
|
|
|
|
; CHECK-LABEL: u64tod
|
|
; CHECK: bl __u64tod
|
|
|