mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 23:42:52 +01:00
2c4ac99ef8
- Fix fabs, fneg for f32 and f64. - Use BuildVectorSDNode.isConstantSplat, now that the functionality exists - Continue to improve i64 constant lowering. Lower certain special constants to the constant pool when they correspond to SPU's shufb instruction's special mask values. This avoids the overhead of performing a shuffle on a zero-filled vector just to get the special constant when the memory load suffices. llvm-svn: 67067
32 lines
930 B
LLVM
32 lines
930 B
LLVM
; RUN: llvm-as < %s | llc -march=cellspu -o - | grep brz
|
|
; PR3274
|
|
|
|
target datalayout = "E-p:32:32:128-i1:8:128-i8:8:128-i16:16:128-i32:32:128-i64:32:128-f32:32:128-f64:64:128-v64:64:64-v128:128:128-a0:0:128-s0:128:128"
|
|
target triple = "spu"
|
|
%struct.anon = type { i64 }
|
|
%struct.fp_number_type = type { i32, i32, i32, [4 x i8], %struct.anon }
|
|
|
|
define double @__floatunsidf(i32 %arg_a) nounwind {
|
|
entry:
|
|
%in = alloca %struct.fp_number_type, align 16
|
|
%0 = getelementptr %struct.fp_number_type* %in, i32 0, i32 1
|
|
store i32 0, i32* %0, align 4
|
|
%1 = icmp eq i32 %arg_a, 0
|
|
%2 = getelementptr %struct.fp_number_type* %in, i32 0, i32 0
|
|
br i1 %1, label %bb, label %bb1
|
|
|
|
bb: ; preds = %entry
|
|
store i32 2, i32* %2, align 8
|
|
br label %bb7
|
|
|
|
bb1: ; preds = %entry
|
|
ret double 0.0
|
|
|
|
bb7: ; preds = %bb5, %bb1, %bb
|
|
ret double 1.0
|
|
}
|
|
|
|
; declare i32 @llvm.ctlz.i32(i32) nounwind readnone
|
|
|
|
declare double @__pack_d(%struct.fp_number_type*)
|