mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 19:12:56 +02:00
e023b2c5fa
In the past while, I've committed a number of patches in the PowerPC back end aimed at eliminating comparison instructions. However, this causes some failures in proprietary source and these issues are not observed in SPEC or any open source packages I've been able to run. As a result, I'm pulling the entire series and will refactor it to: - Have a single entry point for easy control - Have fine-grained control over which patterns we transform A side-effect of this is that test cases for these patches (and modified by them) are XFAIL-ed. This is a temporary measure as it is counter-productive to remove/modify these test cases and then have to modify them again when the refactored patch is recommitted. The failure will be investigated in parallel to the refactoring effort and the recommit will either have a fix for it or will leave this transformation off by default until the problem is resolved. llvm-svn: 314244
28 lines
1.0 KiB
LLVM
28 lines
1.0 KiB
LLVM
; XFAIL: *
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
|
|
define signext i32 @test(i8 zeroext %a, i8 zeroext %b) {
|
|
; CHECK-LABEL: test:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK-NEXT: rlwinm r3, r3, 0, 31, 31
|
|
; CHECK-NEXT: rlwinm r4, r4, 0, 31, 31
|
|
; CHECK-NEXT: clrldi r3, r3, 32
|
|
; CHECK-NEXT: clrldi r4, r4, 32
|
|
; CHECK-NEXT: sub r3, r4, r3
|
|
; CHECK-NEXT: rldicl r3, r3, 1, 63
|
|
; CHECK-NEXT: xori r3, r3, 1
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = and i8 %a, 1
|
|
%1 = and i8 %b, 1
|
|
%cmp = icmp ule i8 %0, %1
|
|
%conv3 = zext i1 %cmp to i32
|
|
ret i32 %conv3
|
|
}
|