mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 13:11:39 +01:00
c168815f4b
Summary: The -mcpu=mips16 option caused the Integrated Assembler to crash because it couldn't figure out the architecture revision number to write to the .MIPS.abiflags section. This CPU definition has been removed because, like microMIPS, MIPS16 is an ASE to a base architecture. Reviewers: vkalintiris Subscribers: rkotler, llvm-commits, dsanders Differential Revision: http://reviews.llvm.org/D13656 llvm-svn: 250407
21 lines
809 B
LLVM
21 lines
809 B
LLVM
; RUN: llc < %s -march=mips -mattr=mips16 | FileCheck %s -check-prefix=M16
|
|
; RUN: llc < %s -march=mips -mcpu=mips2 | FileCheck %s -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r6 | FileCheck %s -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips3 | FileCheck %s -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips -mcpu=mips64 | FileCheck %s -check-prefix=GP64
|
|
; RUN: llc < %s -march=mips -mcpu=mips64r6 | FileCheck %s -check-prefix=GP64
|
|
|
|
declare void @bar(i32*)
|
|
|
|
define void @foo(i32 %sz) {
|
|
; ALL-LABEL: foo:
|
|
|
|
; M16-NOT: addiu $sp, 0 # 16 bit inst
|
|
; GP32-NOT: addiu $sp, $sp, 0
|
|
; GP64-NOT: daddiu $sp, $sp, 0
|
|
%a = alloca i32, i32 %sz
|
|
call void @bar(i32* %a)
|
|
ret void
|
|
}
|