Matt Arsenault 59de807f62 AMDGPU: Start adding MODE register uses to instructions ... This is the groundwork required to implement strictfp. For now, this should be NFC for regular instructoins (many instructions just gain an extra use of a reserved register). Regalloc won't rematerialize instructions with reads of physical registers, but we were suffering from that anyway with the exec reads. Should add it for all the related FP uses (possibly with some extras). I did not add it to either the gpr index mode instructions (or every single VALU instruction) since it's a ridiculous feature already modeled as an arbitrary side effect. Also work towards marking instructions with FP exceptions. This doesn't actually set the bit yet since this would start to change codegen. It seems nofpexcept is currently not implied from the regular IR FP operations. Add it to some MIR tests where I think it might matter.		2020-05-27 14:47:00 -04:00
..
CMakeLists.txt	MITests: Update libdeps.	2016-05-03 00:04:07 +00:00
LiveIntervalTest.cpp	AMDGPU: Start adding MODE register uses to instructions	2020-05-27 14:47:00 -04:00