1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/MC/Disassembler
WangTianQing 9f322059fe [X86] Add SERIALIZE instruction.
Summary: For more details about this instruction, please refer to the latest ISE document: https://software.intel.com/en-us/download/intel-architecture-instruction-set-extensions-programming-reference

Reviewers: craig.topper, RKSimon, LuoYuanke

Reviewed By: craig.topper

Subscribers: mgorny, hiraditya, cfe-commits

Tags: #clang

Differential Revision: https://reviews.llvm.org/D77193
2020-04-02 16:19:23 +08:00
..
AArch64
AMDGPU
ARC
ARM
Hexagon
Lanai
Mips
MSP430
PowerPC
RISCV
Sparc
SystemZ
WebAssembly
X86 [X86] Add SERIALIZE instruction. 2020-04-02 16:19:23 +08:00
XCore