1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/MC/X86/intel-syntax-bitwise-ops.s
Kevin Enderby de9b7be909 Update the X86 assembler for .intel_syntax to accept
the << and >> bitwise operators.

rdar://15975725

llvm-svn: 200896
2014-02-06 01:21:15 +00:00

23 lines
497 B
ArmAsm

// RUN: llvm-mc -triple x86_64-unknown-unknown -x86-asm-syntax=att %s | FileCheck %s
.intel_syntax
// CHECK: andl $3, %ecx
and ecx, 1+2
// CHECK: andl $3, %ecx
and ecx, 1|2
// CHECK: andl $3, %ecx
and ecx, 1*3
// CHECK: andl $1, %ecx
and ecx, 1&3
// CHECK: andl $0, %ecx
and ecx, (1&2)
// CHECK: andl $3, %ecx
and ecx, ((1)|2)
// CHECK: andl $1, %ecx
and ecx, 1&2+3
// CHECK: addl $4938, %eax
add eax, 9876 >> 1
// CHECK: addl $19752, %eax
add eax, 9876 << 1