mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
a096524531
I'll be moving some more code there to gather all of the register-specific stuff in one place. Currently it is shared between CodeGenTarget and RegisterInfoEmitter. The plan is that CodeGenRegisters can compute the full register bank structure while RegisterInfoEmitter only will handle the printing part. llvm-svn: 132788
59 lines
1.3 KiB
CMake
59 lines
1.3 KiB
CMake
set(LLVM_REQUIRES_EH 1)
|
|
set(LLVM_REQUIRES_RTTI 1)
|
|
|
|
set(CMAKE_RUNTIME_OUTPUT_DIRECTORY ${LLVM_TOOLS_BINARY_DIR})
|
|
|
|
add_llvm_utility(tblgen
|
|
ARMDecoderEmitter.cpp
|
|
AsmMatcherEmitter.cpp
|
|
AsmWriterEmitter.cpp
|
|
AsmWriterInst.cpp
|
|
CallingConvEmitter.cpp
|
|
ClangASTNodesEmitter.cpp
|
|
ClangAttrEmitter.cpp
|
|
ClangDiagnosticsEmitter.cpp
|
|
ClangSACheckersEmitter.cpp
|
|
CodeEmitterGen.cpp
|
|
CodeGenDAGPatterns.cpp
|
|
CodeGenInstruction.cpp
|
|
CodeGenRegisters.cpp
|
|
CodeGenTarget.cpp
|
|
DAGISelEmitter.cpp
|
|
DAGISelMatcherEmitter.cpp
|
|
DAGISelMatcherGen.cpp
|
|
DAGISelMatcherOpt.cpp
|
|
DAGISelMatcher.cpp
|
|
DisassemblerEmitter.cpp
|
|
EDEmitter.cpp
|
|
FastISelEmitter.cpp
|
|
FixedLenDecoderEmitter.cpp
|
|
InstrEnumEmitter.cpp
|
|
InstrInfoEmitter.cpp
|
|
IntrinsicEmitter.cpp
|
|
LLVMCConfigurationEmitter.cpp
|
|
NeonEmitter.cpp
|
|
OptParserEmitter.cpp
|
|
Record.cpp
|
|
RegisterInfoEmitter.cpp
|
|
SetTheory.cpp
|
|
StringMatcher.cpp
|
|
SubtargetEmitter.cpp
|
|
TGLexer.cpp
|
|
TGParser.cpp
|
|
TGValueTypes.cpp
|
|
TableGen.cpp
|
|
TableGenBackend.cpp
|
|
X86DisassemblerTables.cpp
|
|
X86RecognizableInstr.cpp
|
|
)
|
|
|
|
target_link_libraries(tblgen LLVMSupport)
|
|
if( MINGW )
|
|
target_link_libraries(tblgen imagehlp psapi)
|
|
endif( MINGW )
|
|
if( LLVM_ENABLE_THREADS AND HAVE_LIBPTHREAD AND NOT BEOS )
|
|
target_link_libraries(tblgen pthread)
|
|
endif()
|
|
|
|
install(TARGETS tblgen RUNTIME DESTINATION bin)
|