mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
68 lines
2.4 KiB
LLVM
68 lines
2.4 KiB
LLVM
; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple -aarch64-simd-scalar=true -asm-verbose=false | FileCheck %s
|
|
; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=generic -aarch64-simd-scalar=true -asm-verbose=false | FileCheck %s -check-prefix=GENERIC
|
|
|
|
define <2 x i64> @bar(<2 x i64> %a, <2 x i64> %b) nounwind readnone {
|
|
; CHECK-LABEL: bar:
|
|
; CHECK: add.2d v[[REG:[0-9]+]], v0, v1
|
|
; CHECK: add d[[REG3:[0-9]+]], d[[REG]], d1
|
|
; CHECK: sub d[[REG2:[0-9]+]], d[[REG]], d1
|
|
; GENERIC-LABEL: bar:
|
|
; GENERIC: add v[[REG:[0-9]+]].2d, v0.2d, v1.2d
|
|
; GENERIC: add d[[REG3:[0-9]+]], d[[REG]], d1
|
|
; GENERIC: sub d[[REG2:[0-9]+]], d[[REG]], d1
|
|
%add = add <2 x i64> %a, %b
|
|
%vgetq_lane = extractelement <2 x i64> %add, i32 0
|
|
%vgetq_lane2 = extractelement <2 x i64> %b, i32 0
|
|
%add3 = add i64 %vgetq_lane, %vgetq_lane2
|
|
%sub = sub i64 %vgetq_lane, %vgetq_lane2
|
|
%vecinit = insertelement <2 x i64> undef, i64 %add3, i32 0
|
|
%vecinit8 = insertelement <2 x i64> %vecinit, i64 %sub, i32 1
|
|
ret <2 x i64> %vecinit8
|
|
}
|
|
|
|
define double @subdd_su64(<2 x i64> %a, <2 x i64> %b) nounwind readnone {
|
|
; CHECK-LABEL: subdd_su64:
|
|
; CHECK: sub d0, d1, d0
|
|
; CHECK-NEXT: ret
|
|
; GENERIC-LABEL: subdd_su64:
|
|
; GENERIC: sub d0, d1, d0
|
|
; GENERIC-NEXT: ret
|
|
%vecext = extractelement <2 x i64> %a, i32 0
|
|
%vecext1 = extractelement <2 x i64> %b, i32 0
|
|
%sub.i = sub nsw i64 %vecext1, %vecext
|
|
%retval = bitcast i64 %sub.i to double
|
|
ret double %retval
|
|
}
|
|
|
|
define double @vaddd_su64(<2 x i64> %a, <2 x i64> %b) nounwind readnone {
|
|
; CHECK-LABEL: vaddd_su64:
|
|
; CHECK: add d0, d1, d0
|
|
; CHECK-NEXT: ret
|
|
; GENERIC-LABEL: vaddd_su64:
|
|
; GENERIC: add d0, d1, d0
|
|
; GENERIC-NEXT: ret
|
|
%vecext = extractelement <2 x i64> %a, i32 0
|
|
%vecext1 = extractelement <2 x i64> %b, i32 0
|
|
%add.i = add nsw i64 %vecext1, %vecext
|
|
%retval = bitcast i64 %add.i to double
|
|
ret double %retval
|
|
}
|
|
|
|
; sub MI doesn't access dsub register.
|
|
define double @add_sub_su64(<2 x i64> %a, <2 x i64> %b) nounwind readnone {
|
|
; CHECK-LABEL: add_sub_su64:
|
|
; CHECK: add d0, d1, d0
|
|
; CHECK: sub d0, {{d[0-9]+}}, d0
|
|
; CHECK-NEXT: ret
|
|
; GENERIC-LABEL: add_sub_su64:
|
|
; GENERIC: add d0, d1, d0
|
|
; GENERIC: sub d0, {{d[0-9]+}}, d0
|
|
; GENERIC-NEXT: ret
|
|
%vecext = extractelement <2 x i64> %a, i32 0
|
|
%vecext1 = extractelement <2 x i64> %b, i32 0
|
|
%add.i = add i64 %vecext1, %vecext
|
|
%sub.i = sub i64 0, %add.i
|
|
%retval = bitcast i64 %sub.i to double
|
|
ret double %retval
|
|
}
|