1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/NVPTX/zeroext-32bit.ll
Simon Pilgrim 5188a44a1b [NVPTX] Don't flag StoreParam/LoadParam memory chain operands as ReadMem/WriteMem (PR32146)
Follow up to D33147

NVPTXTargetLowering::LowerCall was trusting the default argument values.

Fixes another 17 of the NVPTX '-verify-machineinstrs with EXPENSIVE_CHECKS' errors in PR32146.

Differential Revision: https://reviews.llvm.org/D33189

llvm-svn: 303082
2017-05-15 17:17:44 +00:00

27 lines
822 B
LLVM

; RUN: llc < %s -march=nvptx64 -mcpu=sm_30 -verify-machineinstrs | FileCheck %s
; The zeroext attribute below should be silently ignored because
; we can pass a 32-bit integer across a function call without
; needing to extend it.
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v16:16:16-v32:32:32-v64:64:64-v128:128:128-n16:32:64"
target triple = "nvptx64-unknown-cuda"
; CHECK-LABEL: .visible .func zeroext_test
; CHECK-NOT: cvt.u32.u16
define void @zeroext_test() {
tail call void @call1(i32 zeroext 0)
ret void
}
declare void @call1(i32 zeroext)
; CHECK-LABEL: .visible .func signext_test
; CHECK-NOT: cvt.s32.s16
define void @signext_test() {
tail call void @call2(i32 zeroext 0)
ret void
}
declare void @call2(i32 zeroext)