1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 11:33:24 +02:00
llvm-mirror/test/CodeGen
Alex Lorenz 94e9820764 Fix llc path in MIR testcases committed in r237708.
I've committed testcases with local llc path by mistake.

llvm-svn: 237712
2015-05-19 18:45:41 +00:00
..
AArch64 Revert r237579, as it broke windows buildbots 2015-05-18 16:39:16 +00:00
ARM ARM: allow jump tables to be placed as constant islands. 2015-05-18 17:10:40 +00:00
BPF
CPP
Generic MIR Serialization: print and parse LLVM IR using MIR format. 2015-05-19 18:17:39 +00:00
Hexagon [Hexagon] Generate hardware loop for a vectorized loop 2015-05-14 20:36:19 +00:00
Inputs IR: Give 'DI' prefix to debug info metadata 2015-04-29 16:38:44 +00:00
Mips [mips] Correct and improve special-case shuffle instructions. 2015-05-19 12:24:52 +00:00
MIR Fix llc path in MIR testcases committed in r237708. 2015-05-19 18:45:41 +00:00
MSP430
NVPTX [NVPTX] Handle addrspacecast constant expressions in aggregate initializers 2015-04-28 17:18:30 +00:00
PowerPC [PowerPC] Add extra r2 read deps on @toc@l relocations 2015-05-18 06:25:59 +00:00
R600 R600/SI: add pass to mark CF live ranges as non-spillable 2015-05-12 17:13:02 +00:00
SPARC Add support for the Sparc implementation-defined "ASR" registers. 2015-05-18 16:29:48 +00:00
SystemZ [DAGCombiner] Account for getVectorIdxTy() when narrowing vector load 2015-05-05 19:34:10 +00:00
Thumb IR: Give 'DI' prefix to debug info metadata 2015-04-29 16:38:44 +00:00
Thumb2 ARM: allow jump tables to be placed as constant islands. 2015-05-18 17:10:40 +00:00
WinEH Changed renaming of local symbols by inserting a dot vefore the numeric suffix. 2015-05-12 16:47:30 +00:00
X86 [X86] ABI change for x86-32: pass 3 vector arguments in-register instead of 4, except on Darwin. 2015-05-19 11:06:56 +00:00
XCore IR: Give 'DI' prefix to debug info metadata 2015-04-29 16:38:44 +00:00