mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 12:43:36 +01:00
59de807f62
This is the groundwork required to implement strictfp. For now, this should be NFC for regular instructoins (many instructions just gain an extra use of a reserved register). Regalloc won't rematerialize instructions with reads of physical registers, but we were suffering from that anyway with the exec reads. Should add it for all the related FP uses (possibly with some extras). I did not add it to either the gpr index mode instructions (or every single VALU instruction) since it's a ridiculous feature already modeled as an arbitrary side effect. Also work towards marking instructions with FP exceptions. This doesn't actually set the bit yet since this would start to change codegen. It seems nofpexcept is currently not implied from the regular IR FP operations. Add it to some MIR tests where I think it might matter.
128 lines
3.3 KiB
YAML
128 lines
3.3 KiB
YAML
# RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs -run-pass post-RA-hazard-rec %s -o - | FileCheck -check-prefix=GCN -check-prefix=VI %s
|
|
# RUN: llc -march=amdgcn -mcpu=gfx803 -verify-machineinstrs -run-pass post-RA-hazard-rec %s -o - | FileCheck -check-prefix=GCN -check-prefix=GFX8 %s
|
|
# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass post-RA-hazard-rec %s -o - | FileCheck -check-prefix=GCN -check-prefix=GFX9 %s
|
|
|
|
# GCN-LABEL: name: hazard_implicit_def
|
|
# GCN: bb.0.entry:
|
|
# GCN: $m0 = S_MOV_B32
|
|
# GFX9: S_NOP 0
|
|
# VI-NOT: S_NOP_0
|
|
# GCN: V_INTERP_P1_F32
|
|
|
|
---
|
|
name: hazard_implicit_def
|
|
alignment: 1
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
liveins:
|
|
- { reg: '$sgpr7', virtual-reg: '' }
|
|
- { reg: '$vgpr4', virtual-reg: '' }
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: $sgpr7, $vgpr4
|
|
|
|
$m0 = S_MOV_B32 killed $sgpr7
|
|
$vgpr5 = IMPLICIT_DEF
|
|
$vgpr0 = V_INTERP_P1_F32 killed $vgpr4, 0, 0, implicit $mode, implicit $m0, implicit $exec
|
|
SI_RETURN_TO_EPILOG killed $vgpr5, killed $vgpr0
|
|
|
|
...
|
|
|
|
# GCN-LABEL: name: hazard_inlineasm
|
|
# GCN: bb.0.entry:
|
|
# GCN: $m0 = S_MOV_B32
|
|
# GFX9: S_NOP 0
|
|
# VI-NOT: S_NOP_0
|
|
# GCN: V_INTERP_P1_F32
|
|
---
|
|
name: hazard_inlineasm
|
|
alignment: 1
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
liveins:
|
|
- { reg: '$sgpr7', virtual-reg: '' }
|
|
- { reg: '$vgpr4', virtual-reg: '' }
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: $sgpr7, $vgpr4
|
|
|
|
$m0 = S_MOV_B32 killed $sgpr7
|
|
INLINEASM &"; no-op", 1, 327690, def $vgpr5
|
|
$vgpr0 = V_INTERP_P1_F32 killed $vgpr4, 0, 0, implicit $mode, implicit $m0, implicit $exec
|
|
SI_RETURN_TO_EPILOG killed $vgpr5, killed $vgpr0
|
|
...
|
|
|
|
# IMPLICIT_DEF/DBG_VALUE instructions should not prevent the hazard recognizer
|
|
# from adding s_nop instructions between m0 update and s_sendmsg.
|
|
|
|
# GCN-LABEL: name: hazard-lookahead-implicit-def
|
|
# GCN: $vgpr6 = IMPLICIT_DEF
|
|
# GFX8-NEXT: S_NOP 0
|
|
# GFX9-NEXT: S_NOP 0
|
|
# GCN: S_SENDMSG 3, implicit $exec, implicit $m0
|
|
---
|
|
name: hazard-lookahead-implicit-def
|
|
body: |
|
|
bb.0:
|
|
$m0 = S_MOV_B32 killed $sgpr12
|
|
$vgpr0 = IMPLICIT_DEF
|
|
$vgpr1 = IMPLICIT_DEF
|
|
$vgpr2 = IMPLICIT_DEF
|
|
$vgpr3 = IMPLICIT_DEF
|
|
$vgpr4 = IMPLICIT_DEF
|
|
$vgpr5 = IMPLICIT_DEF
|
|
$vgpr6 = IMPLICIT_DEF
|
|
S_SENDMSG 3, implicit $exec, implicit $m0
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
# GCN-LABEL: name: hazard-lookahead-dbg-value
|
|
# GCN: DBG_VALUE 6
|
|
# GFX8-NEXT: S_NOP 0
|
|
# GFX9-NEXT: S_NOP 0
|
|
# GCN: S_SENDMSG 3, implicit $exec, implicit $m0
|
|
---
|
|
name: hazard-lookahead-dbg-value
|
|
body: |
|
|
bb.0:
|
|
$m0 = S_MOV_B32 killed $sgpr12
|
|
DBG_VALUE 0
|
|
DBG_VALUE 1
|
|
DBG_VALUE 2
|
|
DBG_VALUE 3
|
|
DBG_VALUE 4
|
|
DBG_VALUE 5
|
|
DBG_VALUE 6
|
|
S_SENDMSG 3, implicit $exec, implicit $m0
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
# GCN-LABEL: name: hazard-lookahead-dbg-label
|
|
# GCN: DBG_LABEL 6
|
|
# GFX8-NEXT: S_NOP 0
|
|
# GFX9-NEXT: S_NOP 0
|
|
# GCN: S_SENDMSG 3, implicit $exec, implicit $m0
|
|
---
|
|
name: hazard-lookahead-dbg-label
|
|
body: |
|
|
bb.0:
|
|
$m0 = S_MOV_B32 killed $sgpr12
|
|
DBG_LABEL 0
|
|
DBG_LABEL 1
|
|
DBG_LABEL 2
|
|
DBG_LABEL 3
|
|
DBG_LABEL 4
|
|
DBG_LABEL 5
|
|
DBG_LABEL 6
|
|
S_SENDMSG 3, implicit $exec, implicit $m0
|
|
S_ENDPGM 0
|
|
...
|