mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
b6cd2e2aef
Summary: This fixes support in DAGISelMatcher backend for DAG nodes with multiple result values. Previously the order of results in selected DAG nodes always matched the order of results in ISel patterns. After the change the order of results matches the order of operands in OutOperandList instead. For example, given this definition from the attached test case: def INSTR : Instruction { let OutOperandList = (outs GPR:$r1, GPR:$r0); let InOperandList = (ins GPR:$t0, GPR:$t1); let Pattern = [(set i32:$r0, i32:$r1, (udivrem i32:$t0, i32:$t1))]; } the DAGISelMatcher backend currently produces a matcher that creates INSTR nodes with the first result `$r0` and the second result `$r1`, contrary to the order in the OutOperandList. The order of operands in OutOperandList does not matter at all, which is unexpected (and unfortunate) because the order of results of a DAG node does matters, perhaps a lot. With this change, if the order in OutOperandList does not match the order in Pattern, DAGISelMatcherGen emits CompleteMatch opcodes with the order of results taken from OutOperandList. Backend writers can use it to express result reorderings in TableGen. If the order in OutOperandList matches the order in Pattern, the result of DAGISelMatcherGen is unaffected. Patch by Eugene Sharygin Reviewers: andreadb, bjope, hfinkel, RKSimon, craig.topper Reviewed By: craig.topper Subscribers: nhaehnle, craig.topper, llvm-commits Differential Revision: https://reviews.llvm.org/D55055 llvm-svn: 348326 |
||
---|---|---|
.. | ||
2003-08-03-PassCode.td | ||
2006-09-18-LargeInt.td | ||
2010-03-24-PrematureDefaults.td | ||
AllowDuplicateRegisterNames.td | ||
ambiguous-composition.td | ||
AnonDefinitionOnDemand.td | ||
arithmetic.td | ||
AsmPredicateCondsEmission.td | ||
AsmVariant.td | ||
BitOffsetDecoder.td | ||
BitsInit.td | ||
BitsInitOverflow.td | ||
cast-list-initializer.td | ||
cast-multiclass.td | ||
cast-typeerror.td | ||
cast.td | ||
ClassInstanceValue.td | ||
code.td | ||
compare.td | ||
ConcatenatedSubregs.td | ||
ConstraintChecking1.td | ||
ConstraintChecking2.td | ||
ConstraintChecking3.td | ||
ConstraintChecking4.td | ||
ConstraintChecking5.td | ||
ConstraintChecking6.td | ||
ConstraintChecking7.td | ||
ConstraintChecking.inc | ||
CStyleComment.td | ||
dag-functional.td | ||
dag-isel-res-order.td | ||
Dag.td | ||
defmclass.td | ||
DefmInherit.td | ||
DefmInsideMultiClass.td | ||
defset-typeerror.td | ||
defset.td | ||
DuplicateFieldValues.td | ||
eq.td | ||
eqbit.td | ||
FastISelEmitter.td | ||
FieldAccess.td | ||
foldl.td | ||
foreach-eval.td | ||
foreach-leak.td | ||
foreach-multiclass.td | ||
foreach.td | ||
ForeachList.td | ||
ForeachLoop.td | ||
ForwardRef.td | ||
GeneralList.td | ||
generic-tables-instruction.td | ||
generic-tables.td | ||
GlobalISelEmitter-PR39045.td | ||
GlobalISelEmitter.td | ||
HwModeSelect.td | ||
if-empty-list-arg.td | ||
if-type.td | ||
if.td | ||
ifbit.td | ||
Include.inc | ||
Include.td | ||
IntBitInit.td | ||
intrinsic-long-name.td | ||
intrinsic-struct.td | ||
intrinsic-varargs.td | ||
isa.td | ||
JSON-check.py | ||
JSON.td | ||
LazyChange.td | ||
LetInsideMultiClasses.td | ||
lisp.td | ||
list-element-bitref.td | ||
ListArgs.td | ||
ListArgsSimple.td | ||
listconcat.td | ||
ListConversion.td | ||
ListManip.td | ||
ListOfList.td | ||
ListSlices.td | ||
lit.local.cfg | ||
LoLoL.td | ||
math.td | ||
MultiClass-defm-fail.td | ||
MultiClass-defm.td | ||
MultiClass.td | ||
MultiClassDefName.td | ||
MultiClassInherit.td | ||
MultiPat.td | ||
name-resolution-consistency.td | ||
nested-comment.td | ||
NestedForeach.td | ||
Paste.td | ||
pr8330.td | ||
prep-diag1.td | ||
prep-diag2.td | ||
prep-diag3.td | ||
prep-diag4.td | ||
prep-diag5.td | ||
prep-diag6.td | ||
prep-diag7.td | ||
prep-diag8.td | ||
prep-diag9.td | ||
prep-diag10.td | ||
prep-diag11-include.inc | ||
prep-diag11.td | ||
prep-diag12-include.inc | ||
prep-diag12.td | ||
prep-diag13.td | ||
prep-diag14.td | ||
prep-region-include.inc | ||
prep-region-processing.td | ||
RegisterBankEmitter.td | ||
RegisterEncoder.td | ||
RelTest.td | ||
searchabletables-intrinsic.td | ||
self-reference-recursion.td | ||
self-reference-typeerror.td | ||
self-reference.td | ||
SetTheory.td | ||
SiblingForeach.td | ||
size.td | ||
Slice.td | ||
strconcat.td | ||
String.td | ||
subst2.td | ||
subst.td | ||
SuperSubclassSameName.td | ||
TargetInstrInfo.td | ||
TargetInstrSpec.td | ||
template-arg-dependency.td | ||
TemplateArgRename.td | ||
Tree.td | ||
TreeNames.td | ||
trydecode-emission2.td | ||
trydecode-emission3.td | ||
trydecode-emission.td | ||
TwoLevelName.td | ||
UnsetBitInit.td | ||
unterminated-c-comment-include.inc | ||
unterminated-c-comment.td | ||
unterminated-code-block-include.inc | ||
unterminated-code-block.td | ||
UnterminatedComment.td | ||
usevalname.td | ||
ValidIdentifiers.td |