| .. |
|
.cvsignore
|
Since there is now another derived .inc file, ignore them all.
|
2003-05-29 20:15:27 +00:00 |
|
EmitAssembly.cpp
|
Reverting previous beautification changes.
|
2003-05-31 07:27:17 +00:00 |
|
EmitBytecodeToAssembly.cpp
|
changed implementation of LLVM BYTECODE Length
|
2002-07-25 17:22:48 +00:00 |
|
Makefile
|
Make the .inc file depend on $(TBLGEN), so that changes to TableGen followed
|
2003-06-01 04:52:51 +00:00 |
|
MappingInfo.cpp
|
Replaced uses of deprecated `MachineFunction::get(BasicBlock *BB)'.
|
2002-10-28 20:00:31 +00:00 |
|
MappingInfo.h
|
moved from CodeGen to this dir
|
2002-07-22 22:09:35 +00:00 |
|
PeepholeOpts.cpp
|
Cleaned up code layout; no functional changes.
|
2003-05-23 19:20:57 +00:00 |
|
PreSelection.cpp
|
Several bug fixes: globals in call operands were not being pulled out;
|
2003-05-31 07:34:57 +00:00 |
|
PrologEpilogCodeInserter.cpp
|
Added 'r' or 'i' annotations to instructions, as SparcInstr.def has changed.
|
2003-05-27 22:35:43 +00:00 |
|
Sparc.burg.in
|
Add support for compiling varargs functions.
|
2003-05-25 15:59:47 +00:00 |
|
Sparc.cpp
|
Enabling some of these passes causes lli to break
|
2003-05-31 04:23:04 +00:00 |
|
SparcInstr.def
|
Made the register and immediate versions of instructions consecutive.
|
2003-05-30 19:14:01 +00:00 |
|
SparcInstrInfo.cpp
|
Extensive changes to the way code generation occurs for function
|
2003-05-31 07:32:01 +00:00 |
|
SparcInstrSelection.cpp
|
Extensive changes to the way code generation occurs for function
|
2003-05-31 07:32:01 +00:00 |
|
SparcInstrSelectionSupport.h
|
Moved and expanded convertOpcodeFromRegToImm() to conver more opcodes.
|
2003-05-30 20:11:56 +00:00 |
|
SparcInternals.h
|
Extensive changes to the way code generation occurs for function
|
2003-05-31 07:32:01 +00:00 |
|
SparcRegClassInfo.cpp
|
Fixed `volatile' typo.
|
2003-05-21 19:34:28 +00:00 |
|
SparcRegClassInfo.h
|
Added special register class containing (for now) %fsr.
|
2003-05-27 00:02:22 +00:00 |
|
SparcRegInfo.cpp
|
Add map info for arguments to call (copies)
|
2003-06-01 02:48:23 +00:00 |
|
SparcV9_F2.td
|
* Broke up SparcV9.td into separate files as it was getting unmanageable
|
2003-05-29 03:31:43 +00:00 |
|
SparcV9_F3.td
|
The 'rd' register is consistently mentioned last in instruction definitions.
|
2003-05-31 06:25:19 +00:00 |
|
SparcV9_F4.td
|
* Broke up SparcV9.td into separate files as it was getting unmanageable
|
2003-05-29 03:31:43 +00:00 |
|
SparcV9_Reg.td
|
* Broke up SparcV9.td into separate files as it was getting unmanageable
|
2003-05-29 03:31:43 +00:00 |
|
SparcV9.td
|
* Put back into action SLL/SRL/SRA{r,i}6 instructions
|
2003-05-31 06:24:29 +00:00 |
|
SparcV9CodeEmitter.cpp
|
Merged in tools/lli/JIT/SparcEmitter.cpp, coupled with the JITResolver taken
|
2003-06-02 04:12:39 +00:00 |
|
SparcV9CodeEmitter.h
|
Merged in tools/lli/JIT/SparcEmitter.cpp, coupled with the JITResolver taken
|
2003-06-02 04:12:39 +00:00 |
|
StackSlots.cpp
|
Rename MachineInstrInfo -> TargetInstrInfo
|
2003-01-14 22:00:31 +00:00 |
|
UltraSparcSchedInfo.cpp
|
Added entries for each of the instructions with annotations ('r' or 'i').
|
2003-05-27 22:33:39 +00:00 |
