mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
150 lines
6.1 KiB
LLVM
150 lines
6.1 KiB
LLVM
; RUN: llc -mtriple=aarch64-none-linux-gnu -mattr=+neon < %s | FileCheck %s
|
|
|
|
define i16 @test_vqdmulhh_s16(i16 %a, i16 %b) {
|
|
; CHECK: test_vqdmulhh_s16
|
|
; CHECK: sqdmulh {{h[0-9]+}}, {{h[0-9]+}}, {{h[0-9]+}}
|
|
%1 = insertelement <1 x i16> undef, i16 %a, i32 0
|
|
%2 = insertelement <1 x i16> undef, i16 %b, i32 0
|
|
%3 = call <1 x i16> @llvm.arm.neon.vqdmulh.v1i16(<1 x i16> %1, <1 x i16> %2)
|
|
%4 = extractelement <1 x i16> %3, i32 0
|
|
ret i16 %4
|
|
}
|
|
|
|
define i32 @test_vqdmulhs_s32(i32 %a, i32 %b) {
|
|
; CHECK: test_vqdmulhs_s32
|
|
; CHECK: sqdmulh {{s[0-9]+}}, {{s[0-9]+}}, {{s[0-9]+}}
|
|
%1 = insertelement <1 x i32> undef, i32 %a, i32 0
|
|
%2 = insertelement <1 x i32> undef, i32 %b, i32 0
|
|
%3 = call <1 x i32> @llvm.arm.neon.vqdmulh.v1i32(<1 x i32> %1, <1 x i32> %2)
|
|
%4 = extractelement <1 x i32> %3, i32 0
|
|
ret i32 %4
|
|
}
|
|
|
|
declare <1 x i16> @llvm.arm.neon.vqdmulh.v1i16(<1 x i16>, <1 x i16>)
|
|
declare <1 x i32> @llvm.arm.neon.vqdmulh.v1i32(<1 x i32>, <1 x i32>)
|
|
|
|
define i16 @test_vqrdmulhh_s16(i16 %a, i16 %b) {
|
|
; CHECK: test_vqrdmulhh_s16
|
|
; CHECK: sqrdmulh {{h[0-9]+}}, {{h[0-9]+}}, {{h[0-9]+}}
|
|
%1 = insertelement <1 x i16> undef, i16 %a, i32 0
|
|
%2 = insertelement <1 x i16> undef, i16 %b, i32 0
|
|
%3 = call <1 x i16> @llvm.arm.neon.vqrdmulh.v1i16(<1 x i16> %1, <1 x i16> %2)
|
|
%4 = extractelement <1 x i16> %3, i32 0
|
|
ret i16 %4
|
|
}
|
|
|
|
define i32 @test_vqrdmulhs_s32(i32 %a, i32 %b) {
|
|
; CHECK: test_vqrdmulhs_s32
|
|
; CHECK: sqrdmulh {{s[0-9]+}}, {{s[0-9]+}}, {{s[0-9]+}}
|
|
%1 = insertelement <1 x i32> undef, i32 %a, i32 0
|
|
%2 = insertelement <1 x i32> undef, i32 %b, i32 0
|
|
%3 = call <1 x i32> @llvm.arm.neon.vqrdmulh.v1i32(<1 x i32> %1, <1 x i32> %2)
|
|
%4 = extractelement <1 x i32> %3, i32 0
|
|
ret i32 %4
|
|
}
|
|
|
|
declare <1 x i16> @llvm.arm.neon.vqrdmulh.v1i16(<1 x i16>, <1 x i16>)
|
|
declare <1 x i32> @llvm.arm.neon.vqrdmulh.v1i32(<1 x i32>, <1 x i32>)
|
|
|
|
define float @test_vmulxs_f32(float %a, float %b) {
|
|
; CHECK: test_vmulxs_f32
|
|
; CHECK: fmulx {{s[0-9]+}}, {{s[0-9]+}}, {{s[0-9]+}}
|
|
%1 = insertelement <1 x float> undef, float %a, i32 0
|
|
%2 = insertelement <1 x float> undef, float %b, i32 0
|
|
%3 = call <1 x float> @llvm.aarch64.neon.vmulx.v1f32(<1 x float> %1, <1 x float> %2)
|
|
%4 = extractelement <1 x float> %3, i32 0
|
|
ret float %4
|
|
}
|
|
|
|
define double @test_vmulxd_f64(double %a, double %b) {
|
|
; CHECK: test_vmulxd_f64
|
|
; CHECK: fmulx {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}
|
|
%1 = insertelement <1 x double> undef, double %a, i32 0
|
|
%2 = insertelement <1 x double> undef, double %b, i32 0
|
|
%3 = call <1 x double> @llvm.aarch64.neon.vmulx.v1f64(<1 x double> %1, <1 x double> %2)
|
|
%4 = extractelement <1 x double> %3, i32 0
|
|
ret double %4
|
|
}
|
|
|
|
declare <1 x float> @llvm.aarch64.neon.vmulx.v1f32(<1 x float>, <1 x float>)
|
|
declare <1 x double> @llvm.aarch64.neon.vmulx.v1f64(<1 x double>, <1 x double>)
|
|
|
|
define i32 @test_vqdmlalh_s16(i32 %a, i16 %b, i16 %c) {
|
|
; CHECK: test_vqdmlalh_s16
|
|
; CHECK: sqdmlal {{s[0-9]+}}, {{h[0-9]+}}, {{h[0-9]+}}
|
|
entry:
|
|
%vqdmlal.i = insertelement <1 x i32> undef, i32 %a, i32 0
|
|
%vqdmlal1.i = insertelement <1 x i16> undef, i16 %b, i32 0
|
|
%vqdmlal2.i = insertelement <1 x i16> undef, i16 %c, i32 0
|
|
%vqdmlal3.i = call <1 x i32> @llvm.aarch64.neon.vqdmlal.v1i32(<1 x i32> %vqdmlal.i, <1 x i16> %vqdmlal1.i, <1 x i16> %vqdmlal2.i)
|
|
%0 = extractelement <1 x i32> %vqdmlal3.i, i32 0
|
|
ret i32 %0
|
|
}
|
|
|
|
define i64 @test_vqdmlals_s32(i64 %a, i32 %b, i32 %c) {
|
|
; CHECK: test_vqdmlals_s32
|
|
; CHECK: sqdmlal {{d[0-9]+}}, {{s[0-9]+}}, {{s[0-9]+}}
|
|
entry:
|
|
%vqdmlal.i = insertelement <1 x i64> undef, i64 %a, i32 0
|
|
%vqdmlal1.i = insertelement <1 x i32> undef, i32 %b, i32 0
|
|
%vqdmlal2.i = insertelement <1 x i32> undef, i32 %c, i32 0
|
|
%vqdmlal3.i = call <1 x i64> @llvm.aarch64.neon.vqdmlal.v1i64(<1 x i64> %vqdmlal.i, <1 x i32> %vqdmlal1.i, <1 x i32> %vqdmlal2.i)
|
|
%0 = extractelement <1 x i64> %vqdmlal3.i, i32 0
|
|
ret i64 %0
|
|
}
|
|
|
|
declare <1 x i32> @llvm.aarch64.neon.vqdmlal.v1i32(<1 x i32>, <1 x i16>, <1 x i16>)
|
|
declare <1 x i64> @llvm.aarch64.neon.vqdmlal.v1i64(<1 x i64>, <1 x i32>, <1 x i32>)
|
|
|
|
define i32 @test_vqdmlslh_s16(i32 %a, i16 %b, i16 %c) {
|
|
; CHECK: test_vqdmlslh_s16
|
|
; CHECK: sqdmlsl {{s[0-9]+}}, {{h[0-9]+}}, {{h[0-9]+}}
|
|
entry:
|
|
%vqdmlsl.i = insertelement <1 x i32> undef, i32 %a, i32 0
|
|
%vqdmlsl1.i = insertelement <1 x i16> undef, i16 %b, i32 0
|
|
%vqdmlsl2.i = insertelement <1 x i16> undef, i16 %c, i32 0
|
|
%vqdmlsl3.i = call <1 x i32> @llvm.aarch64.neon.vqdmlsl.v1i32(<1 x i32> %vqdmlsl.i, <1 x i16> %vqdmlsl1.i, <1 x i16> %vqdmlsl2.i)
|
|
%0 = extractelement <1 x i32> %vqdmlsl3.i, i32 0
|
|
ret i32 %0
|
|
}
|
|
|
|
define i64 @test_vqdmlsls_s32(i64 %a, i32 %b, i32 %c) {
|
|
; CHECK: test_vqdmlsls_s32
|
|
; CHECK: sqdmlsl {{d[0-9]+}}, {{s[0-9]+}}, {{s[0-9]+}}
|
|
entry:
|
|
%vqdmlsl.i = insertelement <1 x i64> undef, i64 %a, i32 0
|
|
%vqdmlsl1.i = insertelement <1 x i32> undef, i32 %b, i32 0
|
|
%vqdmlsl2.i = insertelement <1 x i32> undef, i32 %c, i32 0
|
|
%vqdmlsl3.i = call <1 x i64> @llvm.aarch64.neon.vqdmlsl.v1i64(<1 x i64> %vqdmlsl.i, <1 x i32> %vqdmlsl1.i, <1 x i32> %vqdmlsl2.i)
|
|
%0 = extractelement <1 x i64> %vqdmlsl3.i, i32 0
|
|
ret i64 %0
|
|
}
|
|
|
|
declare <1 x i32> @llvm.aarch64.neon.vqdmlsl.v1i32(<1 x i32>, <1 x i16>, <1 x i16>)
|
|
declare <1 x i64> @llvm.aarch64.neon.vqdmlsl.v1i64(<1 x i64>, <1 x i32>, <1 x i32>)
|
|
|
|
define i32 @test_vqdmullh_s16(i16 %a, i16 %b) {
|
|
; CHECK: test_vqdmullh_s16
|
|
; CHECK: sqdmull {{s[0-9]+}}, {{h[0-9]+}}, {{h[0-9]+}}
|
|
entry:
|
|
%vqdmull.i = insertelement <1 x i16> undef, i16 %a, i32 0
|
|
%vqdmull1.i = insertelement <1 x i16> undef, i16 %b, i32 0
|
|
%vqdmull2.i = call <1 x i32> @llvm.aarch64.neon.vqdmull.v1i32(<1 x i16> %vqdmull.i, <1 x i16> %vqdmull1.i)
|
|
%0 = extractelement <1 x i32> %vqdmull2.i, i32 0
|
|
ret i32 %0
|
|
}
|
|
|
|
define i64 @test_vqdmulls_s32(i32 %a, i32 %b) {
|
|
; CHECK: test_vqdmulls_s32
|
|
; CHECK: sqdmull {{d[0-9]+}}, {{s[0-9]+}}, {{s[0-9]+}}
|
|
entry:
|
|
%vqdmull.i = insertelement <1 x i32> undef, i32 %a, i32 0
|
|
%vqdmull1.i = insertelement <1 x i32> undef, i32 %b, i32 0
|
|
%vqdmull2.i = call <1 x i64> @llvm.aarch64.neon.vqdmull.v1i64(<1 x i32> %vqdmull.i, <1 x i32> %vqdmull1.i)
|
|
%0 = extractelement <1 x i64> %vqdmull2.i, i32 0
|
|
ret i64 %0
|
|
}
|
|
|
|
declare <1 x i32> @llvm.aarch64.neon.vqdmull.v1i32(<1 x i16>, <1 x i16>)
|
|
declare <1 x i64> @llvm.aarch64.neon.vqdmull.v1i64(<1 x i32>, <1 x i32>)
|