1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00
llvm-mirror/test/CodeGen/AArch64/arm64-coalescing-MOVi32imm.ll
Eli Friedman ea5a6285ae [AArch64] Prefer "mov" over "orr" to materialize constants.
This is generally more readable due to the way the assembler aliases
work.

(This causes a lot of test changes, but it's not really as scary as it
looks at first glance; it's just mechanically changing a bunch of checks
for orr to check for mov instead.)

Differential Revision: https://reviews.llvm.org/D59720

llvm-svn: 356954
2019-03-25 21:25:28 +00:00

18 lines
361 B
LLVM

; RUN: llc < %s | FileCheck %s
; CHECK: mov w0, #1
; CHECK-NEXT: bl foo
; CHECK-NEXT: mov w0, #1
; CHECK-NEXT: bl foo
target triple = "aarch64--linux-android"
declare i32 @foo(i32)
; Function Attrs: nounwind uwtable
define i32 @main() {
entry:
%call = tail call i32 @foo(i32 1)
%call1 = tail call i32 @foo(i32 1)
ret i32 0
}