mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
59 lines
1.7 KiB
C++
59 lines
1.7 KiB
C++
//===-- AVRMCTargetDesc.h - AVR Target Descriptions -------------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides AVR specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_AVR_MCTARGET_DESC_H
|
|
#define LLVM_AVR_MCTARGET_DESC_H
|
|
|
|
#include "llvm/Support/DataTypes.h"
|
|
|
|
#include <memory>
|
|
|
|
namespace llvm {
|
|
|
|
class MCAsmBackend;
|
|
class MCCodeEmitter;
|
|
class MCContext;
|
|
class MCInstrInfo;
|
|
class MCObjectTargetWriter;
|
|
class MCRegisterInfo;
|
|
class MCSubtargetInfo;
|
|
class MCTargetOptions;
|
|
class Target;
|
|
|
|
MCInstrInfo *createAVRMCInstrInfo();
|
|
|
|
/// Creates a machine code emitter for AVR.
|
|
MCCodeEmitter *createAVRMCCodeEmitter(const MCInstrInfo &MCII,
|
|
const MCRegisterInfo &MRI,
|
|
MCContext &Ctx);
|
|
|
|
/// Creates an assembly backend for AVR.
|
|
MCAsmBackend *createAVRAsmBackend(const Target &T, const MCSubtargetInfo &STI,
|
|
const MCRegisterInfo &MRI,
|
|
const llvm::MCTargetOptions &TO);
|
|
|
|
/// Creates an ELF object writer for AVR.
|
|
std::unique_ptr<MCObjectTargetWriter> createAVRELFObjectWriter(uint8_t OSABI);
|
|
|
|
} // end namespace llvm
|
|
|
|
#define GET_REGINFO_ENUM
|
|
#include "AVRGenRegisterInfo.inc"
|
|
|
|
#define GET_INSTRINFO_ENUM
|
|
#include "AVRGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#include "AVRGenSubtargetInfo.inc"
|
|
|
|
#endif // LLVM_AVR_MCTARGET_DESC_H
|