1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/lib/CodeGen/SelectionDAG
Chandler Carruth 5fa7afa32f [IR] Replace isa<TerminatorInst> with isTerminator().
This is a bit awkward in a handful of places where we didn't even have
an instruction and now we have to see if we can build one. But on the
whole, this seems like a win and at worst a reasonable cost for removing
`TerminatorInst`.

All of this is part of the removal of `TerminatorInst` from the
`Instruction` type hierarchy.

llvm-svn: 340701
2018-08-26 09:51:22 +00:00
..
CMakeLists.txt
DAGCombiner.cpp DAG: Allow matching fminnum/fmaxnum from vselect 2018-08-24 21:24:18 +00:00
FastISel.cpp [IR] Replace isa<TerminatorInst> with isTerminator(). 2018-08-26 09:51:22 +00:00
FunctionLoweringInfo.cpp DAG: Add calling convention argument to calling convention funcs 2018-07-28 13:25:19 +00:00
InstrEmitter.cpp [MI] Change the array of MachineMemOperand pointers to be 2018-08-16 21:30:05 +00:00
InstrEmitter.h
LegalizeDAG.cpp [ARM] Lower llvm.ctlz.i32 to a libcall when clz is not available. 2018-08-22 21:47:14 +00:00
LegalizeFloatTypes.cpp DAG: Try to custom lower when promoting float operands 2018-08-15 20:34:54 +00:00
LegalizeIntegerTypes.cpp [SelectionDAG][X86] Reorder the operands the MaskedStoreSDNode to put the value first. 2018-08-25 17:48:17 +00:00
LegalizeTypes.cpp
LegalizeTypes.h [FPEnv] Scalarize StrictFP vector operations 2018-08-14 22:13:11 +00:00
LegalizeTypesGeneric.cpp
LegalizeVectorOps.cpp [FPEnv] Support constrained FREM intrinsic 2018-08-20 19:28:56 +00:00
LegalizeVectorTypes.cpp [SelectionDAG][X86] Reorder the operands the MaskedStoreSDNode to put the value first. 2018-08-25 17:48:17 +00:00
LLVMBuild.txt
ResourcePriorityQueue.cpp
ScheduleDAGFast.cpp
ScheduleDAGRRList.cpp
ScheduleDAGSDNodes.cpp [SDAG] Remove the reliance on MI's allocation strategy for 2018-08-14 23:30:32 +00:00
ScheduleDAGSDNodes.h
ScheduleDAGVLIW.cpp
SDNodeDbgValue.h [DebugInfo] LowerDbgDeclare: Add derefs when handling CallInst users 2018-07-26 20:56:53 +00:00
SelectionDAG.cpp [SelectionDAG][X86] Reorder the operands the MaskedStoreSDNode to put the value first. 2018-08-25 17:48:17 +00:00
SelectionDAGAddressAnalysis.cpp
SelectionDAGBuilder.cpp [IR] Replace isa<TerminatorInst> with isTerminator(). 2018-08-26 09:51:22 +00:00
SelectionDAGBuilder.h DAG: Add calling convention argument to calling convention funcs 2018-07-28 13:25:19 +00:00
SelectionDAGDumper.cpp
SelectionDAGISel.cpp [IR] Replace isa<TerminatorInst> with isTerminator(). 2018-08-26 09:51:22 +00:00
SelectionDAGPrinter.cpp
SelectionDAGTargetInfo.cpp
StatepointLowering.cpp Remove trailing space 2018-07-30 19:41:25 +00:00
StatepointLowering.h
TargetLowering.cpp [TargetLowering] Add BuildSDiv support for division by one or negone. 2018-08-21 10:20:36 +00:00