1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
llvm-mirror/test/CodeGen/ARM/ifcvt_triangleWoCvtToNextEdge.mir
Sjoerd Meijer bbf5be9d55 [MIR][ARM] MachineOperand comments
This adds infrastructure to print and parse MIR MachineOperand comments.
The motivation for the ARM backend is to print condition code names instead of
magic constants that are difficult to read (for human beings). For example,
instead of this:

  dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14, $noreg
  t2Bcc %bb.4, 0, killed $cpsr

we now print this:

  dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14 /* CC::always */, $noreg
  t2Bcc %bb.4, 0 /* CC:eq */, killed $cpsr

This shows that MachineOperand comments are enclosed between /* and */. In this
example, the EOR instruction is not conditionally executed (i.e. it is "always
executed"), which is encoded by the 14 immediate machine operand. Thus, now
this machine operand has /* CC::always */ as a comment. The 0 on the next
conditional branch instruction represents the equal condition code, thus now
this operand has /* CC:eq */ as a comment.

As it is a comment, the MI lexer/parser completely ignores it. The benefit is
that this keeps the change in the lexer extremely minimal and no target
specific parsing needs to be done. The changes on the MIPrinter side are also
minimal, as there is only one target hooks that is used to create the machine
operand comments.

Differential Revision: https://reviews.llvm.org/D74306
2020-02-24 14:19:21 +00:00

52 lines
1.4 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=thumb-apple-ios -run-pass=if-converter %s -o - | FileCheck %s
# bb.2 has no successors, presumably because __stack_chk_fail doesn't return,
# so there should be no edge from bb.2 to bb.3.
# Nevertheless, IfConversion treats bb.1, bb.2, bb.3 as a triangle and
# inserts a predicated copy of bb.2 in bb.1.
# This caused r302876 to die with a failed assertion.
--- |
declare void @__stack_chk_fail()
declare void @bar()
define void @foo() {
ret void
}
...
---
name: foo
body: |
; CHECK-LABEL: name: foo
; CHECK: bb.0:
; CHECK: successors: %bb.2(0x40000000), %bb.1(0x40000000)
; CHECK: tBcc %bb.2, 1 /* CC::ne */, $cpsr
; CHECK: bb.1:
; CHECK: successors:
; CHECK: tBL 14 /* CC::al */, $cpsr, @__stack_chk_fail
; CHECK: bb.2:
; CHECK: tBL 1 /* CC::ne */, $cpsr, @__stack_chk_fail
; CHECK: $sp = tADDspi $sp, 2, 14 /* CC::al */, $noreg
; CHECK: $sp = tADDspi $sp, 2, 14 /* CC::al */, $noreg
; CHECK: tTAILJMPdND @bar, 14 /* CC::al */, $cpsr
bb.0:
tBcc %bb.1, 1, $cpsr
tB %bb.2, 14, $noreg
bb.1:
tBcc %bb.3, 0, $cpsr
bb.2:
successors:
tBL 14, $cpsr, @__stack_chk_fail
bb.3:
successors:
$sp = tADDspi $sp, 2, 14, _
$sp = tADDspi $sp, 2, 14, _
tTAILJMPdND @bar, 14, $cpsr
...