mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 10:42:39 +01:00
4e8609f657
Hook up legalizations for VECREDUCE_SEQ_FMUL. This is following up on the VECREDUCE_SEQ_FADD work from D90247. Differential Revision: https://reviews.llvm.org/D90644
119 lines
4.0 KiB
LLVM
119 lines
4.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=arm-none-eabi -mattr=+neon | FileCheck %s --check-prefix=CHECK
|
|
|
|
declare half @llvm.vector.reduce.fmul.f16.v1f16(half, <1 x half>)
|
|
declare float @llvm.vector.reduce.fmul.f32.v1f32(float, <1 x float>)
|
|
declare double @llvm.vector.reduce.fmul.f64.v1f64(double, <1 x double>)
|
|
declare fp128 @llvm.vector.reduce.fmul.f128.v1f128(fp128, <1 x fp128>)
|
|
|
|
declare float @llvm.vector.reduce.fmul.f32.v3f32(float, <3 x float>)
|
|
declare fp128 @llvm.vector.reduce.fmul.f128.v2f128(fp128, <2 x fp128>)
|
|
declare float @llvm.vector.reduce.fmul.f32.v16f32(float, <16 x float>)
|
|
|
|
define half @test_v1f16(<1 x half> %a) nounwind {
|
|
; CHECK-LABEL: test_v1f16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: .save {r11, lr}
|
|
; CHECK-NEXT: push {r11, lr}
|
|
; CHECK-NEXT: bl __aeabi_f2h
|
|
; CHECK-NEXT: mov r1, #255
|
|
; CHECK-NEXT: orr r1, r1, #65280
|
|
; CHECK-NEXT: and r0, r0, r1
|
|
; CHECK-NEXT: pop {r11, lr}
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call half @llvm.vector.reduce.fmul.f16.v1f16(half 1.0, <1 x half> %a)
|
|
ret half %b
|
|
}
|
|
|
|
define float @test_v1f32(<1 x float> %a) nounwind {
|
|
; CHECK-LABEL: test_v1f32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call float @llvm.vector.reduce.fmul.f32.v1f32(float 1.0, <1 x float> %a)
|
|
ret float %b
|
|
}
|
|
|
|
define double @test_v1f64(<1 x double> %a) nounwind {
|
|
; CHECK-LABEL: test_v1f64:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call double @llvm.vector.reduce.fmul.f64.v1f64(double 1.0, <1 x double> %a)
|
|
ret double %b
|
|
}
|
|
|
|
define fp128 @test_v1f128(<1 x fp128> %a) nounwind {
|
|
; CHECK-LABEL: test_v1f128:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call fp128 @llvm.vector.reduce.fmul.f128.v1f128(fp128 0xL00000000000000003fff00000000000000, <1 x fp128> %a)
|
|
ret fp128 %b
|
|
}
|
|
|
|
define float @test_v3f32(<3 x float> %a) nounwind {
|
|
; CHECK-LABEL: test_v3f32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmov d1, r2, r3
|
|
; CHECK-NEXT: vmov d0, r0, r1
|
|
; CHECK-NEXT: vmul.f32 s4, s0, s1
|
|
; CHECK-NEXT: vmul.f32 s0, s4, s2
|
|
; CHECK-NEXT: vmov r0, s0
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call float @llvm.vector.reduce.fmul.f32.v3f32(float 1.0, <3 x float> %a)
|
|
ret float %b
|
|
}
|
|
|
|
define fp128 @test_v2f128(<2 x fp128> %a) nounwind {
|
|
; CHECK-LABEL: test_v2f128:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: .save {r4, r5, r11, lr}
|
|
; CHECK-NEXT: push {r4, r5, r11, lr}
|
|
; CHECK-NEXT: .pad #16
|
|
; CHECK-NEXT: sub sp, sp, #16
|
|
; CHECK-NEXT: ldr r12, [sp, #36]
|
|
; CHECK-NEXT: ldr lr, [sp, #32]
|
|
; CHECK-NEXT: ldr r4, [sp, #40]
|
|
; CHECK-NEXT: ldr r5, [sp, #44]
|
|
; CHECK-NEXT: str lr, [sp]
|
|
; CHECK-NEXT: str r12, [sp, #4]
|
|
; CHECK-NEXT: str r4, [sp, #8]
|
|
; CHECK-NEXT: str r5, [sp, #12]
|
|
; CHECK-NEXT: bl __multf3
|
|
; CHECK-NEXT: add sp, sp, #16
|
|
; CHECK-NEXT: pop {r4, r5, r11, lr}
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call fp128 @llvm.vector.reduce.fmul.f128.v2f128(fp128 0xL00000000000000003fff00000000000000, <2 x fp128> %a)
|
|
ret fp128 %b
|
|
}
|
|
|
|
define float @test_v16f32(<16 x float> %a) nounwind {
|
|
; CHECK-LABEL: test_v16f32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmov d1, r2, r3
|
|
; CHECK-NEXT: vmov d0, r0, r1
|
|
; CHECK-NEXT: mov r0, sp
|
|
; CHECK-NEXT: vmul.f32 s4, s0, s1
|
|
; CHECK-NEXT: vmul.f32 s4, s4, s2
|
|
; CHECK-NEXT: vmul.f32 s0, s4, s3
|
|
; CHECK-NEXT: vld1.64 {d2, d3}, [r0]
|
|
; CHECK-NEXT: add r0, sp, #16
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s4
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s5
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s6
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s7
|
|
; CHECK-NEXT: vld1.64 {d2, d3}, [r0]
|
|
; CHECK-NEXT: add r0, sp, #32
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s4
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s5
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s6
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s7
|
|
; CHECK-NEXT: vld1.64 {d2, d3}, [r0]
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s4
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s5
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s6
|
|
; CHECK-NEXT: vmul.f32 s0, s0, s7
|
|
; CHECK-NEXT: vmov r0, s0
|
|
; CHECK-NEXT: mov pc, lr
|
|
%b = call float @llvm.vector.reduce.fmul.f32.v16f32(float 1.0, <16 x float> %a)
|
|
ret float %b
|
|
}
|