1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
llvm-mirror/test/CodeGen/Generic/2007-12-17-InvokeAsm.ll
Dylan McKay dd0f6f1963 [AVR] Fix 14 Generic CodeGen tests by making address space explicit or optional
This fixes the vast majority of remaining failing AVR Generic CodeGen
tests.
2021-02-05 04:02:27 +13:00

18 lines
561 B
LLVM

; RUN: llc -no-integrated-as < %s
define fastcc void @bc__support__high_resolution_time__initialize_clock_rate() personality i32 (...)* @__gxx_personality_v0 {
entry:
invoke void asm "rdtsc\0A\09movl %eax, $0\0A\09movl %edx, $1", "=*imr,=*imr,~{dirflag},~{fpsr},~{flags},~{dx},~{ax}"( i32* null, i32* null )
to label %.noexc unwind label %cleanup144
.noexc: ; preds = %entry
ret void
cleanup144: ; preds = %entry
%exn = landingpad {i8*, i32}
cleanup
resume { i8*, i32 } %exn
}
declare i32 @__gxx_personality_v0(...) addrspace(0)