mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 10:42:39 +01:00
dd18739c8d
Reapply r346374 with the fixes for modules build. Original summary: This change implements assembler parser, code emitter, ELF object writer and disassembler for the MSP430 ISA. Also, more instruction forms are added to the target description. Patch by Michael Skvortsov! llvm-svn: 346948
58 lines
1.5 KiB
LLVM
58 lines
1.5 KiB
LLVM
; RUN: llc < %s | FileCheck %s
|
|
|
|
target datalayout = "e-p:16:16:16-i8:8:8-i16:16:16-i32:16:32-n8:16"
|
|
target triple = "msp430---elf"
|
|
|
|
; Function Attrs: nounwind
|
|
define i16 @test(i16 %i) #0 {
|
|
entry:
|
|
; CHECK-LABEL: test:
|
|
; CHECK: sub #4, r1
|
|
; CHECK-NEXT: mov r12, 0(r1)
|
|
; CHECK-NEXT: cmp #4, r12
|
|
; CHECK-NEXT: jhs .LBB0_3
|
|
%retval = alloca i16, align 2
|
|
%i.addr = alloca i16, align 2
|
|
store i16 %i, i16* %i.addr, align 2
|
|
%0 = load i16, i16* %i.addr, align 2
|
|
; CHECK: add r12, r12
|
|
; CHECK-NEXT: br .LJTI0_0(r12)
|
|
switch i16 %0, label %sw.default [
|
|
i16 0, label %sw.bb
|
|
i16 1, label %sw.bb1
|
|
i16 2, label %sw.bb2
|
|
i16 3, label %sw.bb3
|
|
]
|
|
|
|
sw.bb: ; preds = %entry
|
|
store i16 0, i16* %retval
|
|
br label %return
|
|
|
|
sw.bb1: ; preds = %entry
|
|
store i16 1, i16* %retval
|
|
br label %return
|
|
|
|
sw.bb2: ; preds = %entry
|
|
store i16 2, i16* %retval
|
|
br label %return
|
|
|
|
sw.bb3: ; preds = %entry
|
|
store i16 3, i16* %retval
|
|
br label %return
|
|
|
|
sw.default: ; preds = %entry
|
|
store i16 2, i16* %retval
|
|
br label %return
|
|
|
|
return: ; preds = %sw.default, %sw.bb3, %sw.bb2, %sw.bb1, %sw.bb
|
|
%1 = load i16, i16* %retval
|
|
ret i16 %1
|
|
; CHECK: ret
|
|
}
|
|
|
|
; CHECK: .LJTI0_0:
|
|
; CHECK-NEXT: .short .LBB0_2
|
|
; CHECK-NEXT: .short .LBB0_4
|
|
; CHECK-NEXT: .short .LBB0_3
|
|
; CHECK-NEXT: .short .LBB0_5
|