mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 10:42:39 +01:00
d3df4db91e
This patch adds support for the default AltiVec ABI for AIX. Vector registers 20 through 31 are marked as reserved and cannot be used in the default ABI. This patch adds handling for this case and also remove the default AltiVec ABI errors. Reviewed By: sfertile Differential Revision: https://reviews.llvm.org/D96351
15 lines
545 B
LLVM
15 lines
545 B
LLVM
; RUN: llc < %s -mtriple=powerpc-unknown-aix-xcoff -verify-machineinstrs \
|
|
; RUN: -mcpu=pwr7 -mattr=+altivec 2>&1 | \
|
|
; RUN: FileCheck --check-prefix=DFLTWRN %s
|
|
|
|
; RUN: llc < %s -mtriple=powerpc64-unknown-aix-xcoff -verify-machineinstrs \
|
|
; RUN: -mcpu=pwr7 -mattr=+altivec 2>&1 | \
|
|
; RUN: FileCheck --check-prefix=DFLTWRN %s
|
|
define dso_local void @vec_warn() {
|
|
entry:
|
|
call void asm sideeffect "", "~{v23}"()
|
|
ret void
|
|
}
|
|
|
|
; DFLTWRN: warning: vector registers 20 to 32 are reserved in the default AIX AltiVec ABI and cannot be used
|