1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/test/CodeGen/X86/serialize-intrinsic.ll
WangTianQing 9f322059fe [X86] Add SERIALIZE instruction.
Summary: For more details about this instruction, please refer to the latest ISE document: https://software.intel.com/en-us/download/intel-architecture-instruction-set-extensions-programming-reference

Reviewers: craig.topper, RKSimon, LuoYuanke

Reviewed By: craig.topper

Subscribers: mgorny, hiraditya, cfe-commits

Tags: #clang

Differential Revision: https://reviews.llvm.org/D77193
2020-04-02 16:19:23 +08:00

27 lines
830 B
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+serialize | FileCheck %s --check-prefix=X86_64
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=+serialize | FileCheck %s --check-prefix=X86
; RUN: llc < %s -mtriple=x86_64-linux-gnux32 -mattr=+serialize | FileCheck %s --check-prefix=X32
define void @test_serialize() {
; X86_64-LABEL: test_serialize:
; X86_64: # %bb.0: # %entry
; X86_64-NEXT: serialize
; X86_64-NEXT: retq
;
; X86-LABEL: test_serialize:
; X86: # %bb.0: # %entry
; X86-NEXT: serialize
; X86-NEXT: retl
;
; X32-LABEL: test_serialize:
; X32: # %bb.0: # %entry
; X32-NEXT: serialize
; X32-NEXT: retq
entry:
call void @llvm.x86.serialize()
ret void
}
declare void @llvm.x86.serialize()