Craig Topper 6008e3ca8a [LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve expansion of SETONE/SETUEQ on targets without SETO/SETUO. ...

If SETO/SETUO aren't legal, they'll be expanded and we'll end up
with 3 comparisons.

SETONE is equivalent to (SETOGT || SETOLT)
so if one of those operations is supported use that expansion. We
don't need both since we can commute the operands to make the other.

SETUEQ can be implemented with !(SETOGT || SETOLT) or (SETULE && SETUGE).
I've only implemented the first because it didn't look like most of the
affected targets had legal SETULE/SETUGE.

Reviewed By: frasercrmck, tlively, nemanjai

Differential Revision: https://reviews.llvm.org/D94450

2021-01-12 10:45:03 -08:00

..

AArch64

[SVE][NFC] Regenerate a few CodeGen tests

2021-01-12 18:10:36 +00:00

AMDGPU

[LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve expansion of SETONE/SETUEQ on targets without SETO/SETUO.

2021-01-12 10:45:03 -08:00

ARC

…

ARM

[NFC] Disallow unused prefixes under llvm/test/CodeGen

2021-01-11 12:32:18 -08:00

AVR

…

BPF

…

Generic

Use unary CreateShuffleVector if possible

2020-12-30 22:36:08 +09:00

Hexagon

[Hexagon] Custom-widen SETCC's operands

2021-01-11 12:21:49 -06:00

Inputs

…

Lanai

…

Mips

[CodeGen] Try to make the print of memory operand alignment a little more user friendly.

2021-01-11 19:58:47 -08:00

MIR

[CodeGen] Try to make the print of memory operand alignment a little more user friendly.

2021-01-11 19:58:47 -08:00

MSP430

…

NVPTX

[NFC] Disallow unused prefixes under llvm/test/CodeGen

2021-01-11 12:32:18 -08:00

PowerPC

[LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve expansion of SETONE/SETUEQ on targets without SETO/SETUO.

2021-01-12 10:45:03 -08:00

RISCV

[LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve expansion of SETONE/SETUEQ on targets without SETO/SETUO.

2021-01-12 10:45:03 -08:00

SPARC

[CodeGen][SimplifyCFG] Teach DwarfEHPrepare to preserve DomTree

2021-01-02 01:01:19 +03:00

SystemZ

[SystemZ][test] Add explicit dso_local to definitions in ELF static relocation model tests

2020-12-30 15:26:09 -08:00

Thumb

…

Thumb2

[ARM] Custom lower i1 vector truncates

2021-01-08 18:21:00 +00:00

VE

[VE] Update VELIntrinsic tests

2021-01-13 00:12:50 +09:00

WebAssembly

[LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve expansion of SETONE/SETUEQ on targets without SETO/SETUO.

2021-01-12 10:45:03 -08:00

WinCFGuard

…

WinEH

…

X86

[X86] Regenerate sdiv_fix_sat.ll + udiv_fix_sat.ll tests

2021-01-12 17:25:30 +00:00

XCore

[test] Add explicit dso_local to definitions in ELF static relocation model tests

2020-12-30 15:47:16 -08:00

lit.local.cfg

[NFC] Disallow unused prefixes under llvm/test/CodeGen

2021-01-11 12:32:18 -08:00