1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen/Hexagon/inline-asm-i1.ll
2016-08-19 19:17:28 +00:00

11 lines
296 B
LLVM

target triple = "hexagon"
define hidden void @fred() #0 {
entry:
%0 = call { i32, i32 } asm sideeffect " $0 = usr\0A $1 = $2\0A $0 = insert($1, #1, #16)\0Ausr = $0 \0A", "=&r,=&r,r"(i1 undef) #1
ret void
}
attributes #0 = { nounwind "target-cpu"="hexagonv60" }
attributes #1 = { nounwind }