mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
e023b2c5fa
In the past while, I've committed a number of patches in the PowerPC back end aimed at eliminating comparison instructions. However, this causes some failures in proprietary source and these issues are not observed in SPEC or any open source packages I've been able to run. As a result, I'm pulling the entire series and will refactor it to: - Have a single entry point for easy control - Have fine-grained control over which patterns we transform A side-effect of this is that test cases for these patches (and modified by them) are XFAIL-ed. This is a temporary measure as it is counter-productive to remove/modify these test cases and then have to modify them again when the refactored patch is recommitted. The failure will be investigated in parallel to the refactoring effort and the recommit will either have a fix for it or will leave this transformation off by default until the problem is resolved. llvm-svn: 314244
119 lines
3.3 KiB
LLVM
119 lines
3.3 KiB
LLVM
; XFAIL: *
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
|
|
@glob = common local_unnamed_addr global i32 0, align 4
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_llleui(i32 zeroext %a, i32 zeroext %b) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, %b
|
|
%conv1 = zext i1 %cmp to i64
|
|
ret i64 %conv1
|
|
; CHECK-LABEL: test_llleui:
|
|
; CHECK: sub [[REG1:r[0-9]+]], r4, r3
|
|
; CHECK-NEXT: rldicl [[REG2:r[0-9]+]], [[REG1]], 1, 63
|
|
; CHECK-NEXT: xori r3, [[REG2]], 1
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_llleui_sext(i32 zeroext %a, i32 zeroext %b) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, %b
|
|
%conv1 = sext i1 %cmp to i64
|
|
ret i64 %conv1
|
|
; CHECK-LABEL: @test_llleui_sext
|
|
; CHECK: sub [[REG1:r[0-9]+]], r4, r3
|
|
; CHECK-NEXT: rldicl [[REG2:r[0-9]+]], [[REG1]], 1, 63
|
|
; CHECK-NEXT: addi [[REG3:r[0-9]+]], [[REG2]], -1
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_llleui_z(i32 zeroext %a) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, 0
|
|
%conv1 = zext i1 %cmp to i64
|
|
ret i64 %conv1
|
|
; CHECK-LABEL: test_llleui_z:
|
|
; CHECK: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_llleui_sext_z(i32 zeroext %a) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, 0
|
|
%conv1 = sext i1 %cmp to i64
|
|
ret i64 %conv1
|
|
; CHECK-LABEL: @test_llleui_sext_z
|
|
; CHECK: cntlzw [[REG1:r[0-9]+]], r3
|
|
; CHECK-NEXT: srwi [[REG2:r[0-9]+]], [[REG1]], 5
|
|
; CHECK-NEXT: neg r3, [[REG2]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_llleui_store(i32 zeroext %a, i32 zeroext %b) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
store i32 %conv, i32* @glob
|
|
ret void
|
|
; CHECK-LABEL: test_llleui_store:
|
|
; CHECK: sub [[REG1:r[0-9]+]], r4, r3
|
|
; CHECK: rldicl [[REG2:r[0-9]+]], [[REG1]], 1, 63
|
|
; CHECK: xori {{r[0-9]+}}, [[REG2]], 1
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_llleui_sext_store(i32 zeroext %a, i32 zeroext %b) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
store i32 %sub, i32* @glob
|
|
ret void
|
|
; CHECK-LABEL: @test_llleui_sext_store
|
|
; CHECK: sub [[REG1:r[0-9]+]], r4, r3
|
|
; CHECK: rldicl [[REG2:r[0-9]+]], [[REG1]], 1, 63
|
|
; CHECK: addi [[REG3:r[0-9]+]], [[REG2]], -1
|
|
; CHECK: stw [[REG3]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_llleui_z_store(i32 zeroext %a) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, 0
|
|
%conv = zext i1 %cmp to i32
|
|
store i32 %conv, i32* @glob
|
|
ret void
|
|
; CHECK-LABEL: test_llleui_z_store:
|
|
; CHECK: cntlzw r3, r3
|
|
; CHECK: srwi r3, r3, 5
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_llleui_sext_z_store(i32 zeroext %a) {
|
|
entry:
|
|
%cmp = icmp ule i32 %a, 0
|
|
%sub = sext i1 %cmp to i32
|
|
store i32 %sub, i32* @glob
|
|
ret void
|
|
; CHECK-LABEL: @test_llleui_sext_z_store
|
|
; CHECK: cntlzw [[REG1:r[0-9]+]], r3
|
|
; CHECK: srwi [[REG2:r[0-9]+]], [[REG1]], 5
|
|
; CHECK: neg [[REG3:r[0-9]+]], [[REG2]]
|
|
; CHECK: stw [[REG3]]
|
|
; CHECK: blr
|
|
}
|
|
|